1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
{
Copyright (c) 1998-2017 by Florian Klaempfl
Generates AVR inline nodes
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
****************************************************************************
}
unit navrinl;
{$i fpcdefs.inc}
interface
uses
node,ninl,ncginl, aasmbase;
type
tavrinlinenode = class(tcginlinenode)
procedure second_abs_long; override;
function pass_typecheck_cpu:tnode;override;
function first_cpu : tnode;override;
procedure pass_generate_code_cpu;override;
end;
implementation
uses
compinnr,
aasmdata,
aasmcpu,
symdef,
defutil,
hlcgobj,
pass_2,
cgbase, cgobj, cgutils,
cpubase;
procedure tavrinlinenode.second_abs_long;
var
hl: TAsmLabel;
size: TCgSize;
begin
secondpass(left);
hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,left.resultdef,false);
location:=left.location;
location.register:=hlcg.getintregister(current_asmdata.CurrAsmList,left.resultdef);
size:=def_cgsize(left.resultdef);
current_asmdata.getjumplabel(hl);
cg.a_cmp_const_reg_label(current_asmdata.CurrAsmList,size,OC_GTE,0,left.location.register,hl);
cg.a_op_reg_reg(current_asmdata.CurrAsmList,OP_NEG,size,left.location.register,location.register);
cg.a_label(current_asmdata.CurrAsmList,hl);
end;
function tavrinlinenode.pass_typecheck_cpu : tnode;
begin
Result:=nil;
case inlinenumber of
in_avr_nop,
in_avr_sleep,
in_avr_sei,
in_avr_wdr,
in_avr_cli:
begin
CheckParameters(0);
resultdef:=voidtype;
end;
in_avr_save:
begin
CheckParameters(0);
resultdef:=u8inttype;
end;
in_avr_restore:
begin
CheckParameters(1);
resultdef:=voidtype;
end;
else
Result:=inherited pass_typecheck_cpu;
end;
end;
function tavrinlinenode.first_cpu : tnode;
begin
Result:=nil;
case inlinenumber of
in_avr_nop,
in_avr_sleep,
in_avr_sei,
in_avr_wdr,
in_avr_cli,
in_avr_restore:
begin
expectloc:=LOC_VOID;
resultdef:=voidtype;
end;
in_avr_save:
begin
expectloc:=LOC_REGISTER;
resultdef:=u8inttype;
end;
else
Result:=inherited first_cpu;
end;
end;
procedure tavrinlinenode.pass_generate_code_cpu;
begin
case inlinenumber of
in_avr_nop:
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_NOP));
in_avr_sleep:
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_SLEEP));
in_avr_sei:
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_SEI));
in_avr_wdr:
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_WDR));
in_avr_cli:
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_CLI));
in_avr_save:
begin
location_reset(location,LOC_CREGISTER,OS_8);
location.register:=cg.getintregister(current_asmdata.CurrAsmList,OS_8);
current_asmdata.CurrAsmList.concat(taicpu.op_reg_const(A_IN, location.register, NIO_SREG));
current_asmdata.CurrAsmList.concat(taicpu.op_none(A_CLI));
end;
in_avr_restore:
begin
secondpass(left);
hlcg.location_force_reg(current_asmdata.CurrAsmList,left.location,left.resultdef,left.resultdef,false);
current_asmdata.CurrAsmList.concat(taicpu.op_const_reg(A_OUT, NIO_SREG, left.location.register));
end;
else
inherited pass_generate_code_cpu;
end;
end;
begin
cinlinenode:=tavrinlinenode;
end.
|