summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2015-07-20 20:01:34 -0700
committerChromeOS Commit Bot <chromeos-commit-bot@chromium.org>2015-07-23 16:36:53 +0000
commitaf652fd2363e495ea4de31f0fb4b47cbeb073874 (patch)
treebdf160cb9d0a40f35595ee5cef573a4d37ee3e16
parentbdff117460ab26b05741ddebe0e992ef9185d766 (diff)
downloadvboot-af652fd2363e495ea4de31f0fb4b47cbeb073874.tar.gz
crossystem: Add Skylake PCH GPIO controller ID
Add the GPIO controller ID that is used in the Skylake PCH so it can properly export and use GPIOs that are exported in VBNV for write protect. BUG=chrome-os-partner:42560 BRANCH=none TEST=verify crossystem output with and without WP enabled Change-Id: Ic85c202bd0ca15c154c10481926ef18bafe3fac5 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/286827 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/287618 Trybot-Ready: Furquan Shaikh <furquan@chromium.org> Tested-by: Furquan Shaikh <furquan@chromium.org> Reviewed-by: Furquan Shaikh <furquan@chromium.org> Commit-Queue: Furquan Shaikh <furquan@chromium.org>
-rw-r--r--host/arch/x86/lib/crossystem_arch.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/host/arch/x86/lib/crossystem_arch.c b/host/arch/x86/lib/crossystem_arch.c
index 64f014da..8819f5f1 100644
--- a/host/arch/x86/lib/crossystem_arch.c
+++ b/host/arch/x86/lib/crossystem_arch.c
@@ -681,6 +681,7 @@ static const struct GpioChipset chipsets_supported[] = {
{ "LynxPoint", FindGpioChipOffset },
{ "PCH-LP", FindGpioChipOffset },
{ "INT3437:00", FindGpioChipOffsetByLabel },
+ { "INT344B:00", FindGpioChipOffsetByLabel },
{ "BayTrail", BayTrailFindGpioChipOffset },
{ "Braswell", BraswellFindGpioChipOffset },
{ NULL },