summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSean Rhodes <sean@starlabs.systems>2022-05-06 13:18:44 +0100
committerMartin L Roth <gaumless@tutanota.com>2022-05-28 03:43:04 +0000
commitff16e41b75cc8af83b51df3e7e35865f864a84df (patch)
treecc3face82677cc2995ad1df46f31c2f05251d18b /src
parent59609784f0fc36296fc198228b912e7609c8a3e9 (diff)
downloadcoreboot-ff16e41b75cc8af83b51df3e7e35865f864a84df.tar.gz
mb/starlabs/lite/glk: Correct OverCurrent Pin
The OC pin was set to 0, which isn't connected. All USB ports are connected to OC1. This solves a strange issue where the Lite can't be powered on without the charger connected. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I700ddde291f0e4be6e3787e2da13f6d3ece736b0 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64097 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin L Roth <gaumless@tutanota.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/starlabs/lite/variants/glk/devicetree.cb16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
index 884bf7ed54..44f88effb3 100644
--- a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
+++ b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
@@ -88,23 +88,23 @@ chip soc/intel/apollolake
device pci 15.0 on # XHCI
### USB 2.0 Devices
# Motherboard USB Type C
- register "usb2_port[0]" = "PORT_EN(OC0)"
+ register "usb2_port[0]" = "PORT_EN(OC_SKIP)"
# Motherboard USB 3.0
- register "usb2_port[3]" = "PORT_EN(OC0)"
+ register "usb2_port[3]" = "PORT_EN(OC1)"
# Internal Webcam
- register "usb2_port[4]" = "PORT_EN(OC0)"
+ register "usb2_port[4]" = "PORT_EN(OC_SKIP)"
# Daughterboard USB 3.0
- register "usb2_port[5]" = "PORT_EN(OC0)"
+ register "usb2_port[5]" = "PORT_EN(OC_SKIP)"
# Daughterboard SD Card
- register "usb2_port[6]" = "PORT_EN(OC0)"
+ register "usb2_port[6]" = "PORT_EN(OC_SKIP)"
### USB 3.0 Devices
# Motherboard USB 3.0
- register "usb3_port[0]" = "PORT_EN(OC0)"
+ register "usb3_port[0]" = "PORT_EN(OC1)"
# Motherboard USB Type C
- register "usb3_port[1]" = "PORT_EN(OC0)"
+ register "usb3_port[1]" = "PORT_EN(OC_SKIP)"
# Daughterboard USB 3.0
- register "usb3_port[2]" = "PORT_EN(OC0)"
+ register "usb3_port[2]" = "PORT_EN(OC_SKIP)"
end
device pci 15.1 off end # XDCI
device pci 16.0 off end # I2C0