1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/* Copyright 2020 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifndef __ZEPHYR_GPIO_MAP_H
#define __ZEPHYR_GPIO_MAP_H
#include <devicetree.h>
#include <gpio_signal.h>
#include "extpower.h"
#include "lid_switch.h"
#include "power_button.h"
/*
* Without https://github.com/zephyrproject-rtos/zephyr/pull/29282, we need
* to manually link GPIO_ defines that platform/ec code expects to the
* enum gpio_signal values that are generated by device tree bindings.
*
* Note we only need to create aliases for GPIOs that are referenced in common
* platform/ec code.
*/
#define GPIO_AC_PRESENT NAMED_GPIO(acok_od)
#define GPIO_CPU_PROCHOT NAMED_GPIO(ec_prochot_odl)
#define GPIO_EC_BATT_PRES_ODL NAMED_GPIO(ec_batt_pres_odl)
#define GPIO_EC_PCH_SYS_PWROK NAMED_GPIO(ec_pch_sys_pwrok)
#define GPIO_EN_PP3300_A NAMED_GPIO(en_pp3300_a)
#define GPIO_EN_PP5000 NAMED_GPIO(en_pp5000_a)
#define GPIO_EN_PP5000_A NAMED_GPIO(en_pp5000_a)
#define GPIO_EN_PPVAR_VCCIN NAMED_GPIO(en_ppvar_vccin)
#define GPIO_KBD_KSO2 NAMED_GPIO(ec_kso_02_inv)
#define GPIO_LID_OPEN NAMED_GPIO(ec_lid_open)
#define GPIO_PCH_DSW_PWROK NAMED_GPIO(ec_pch_dsw_pwrok)
#define GPIO_PCH_PWRBTN_L NAMED_GPIO(ec_pch_pwr_btn_odl)
#define GPIO_PCH_RSMRST_L NAMED_GPIO(ec_pch_rsmrst_odl)
#define GPIO_PCH_RTCRST NAMED_GPIO(ec_pch_rtcrst)
#define GPIO_PCH_SLP_S0_L NAMED_GPIO(slp_s0_l)
#define GPIO_PCH_SLP_S3_L NAMED_GPIO(slp_s3_l)
#define GPIO_PCH_SLP_SUS_L NAMED_GPIO(slp_sus_l)
#define GPIO_PG_EC_ALL_SYS_PWRGD NAMED_GPIO(pg_ec_all_sys_pwrgd)
#define GPIO_PG_EC_DSW_PWROK NAMED_GPIO(pg_ec_dsw_pwrok)
#define GPIO_PG_EC_RSMRST_ODL NAMED_GPIO(pg_ec_rsmrst_odl)
#define GPIO_POWER_BUTTON_L NAMED_GPIO(h1_ec_pwr_btn_odl)
#define GPIO_RSMRST_L_PGOOD NAMED_GPIO(pg_ec_rsmrst_odl)
#define GPIO_SLP_SUS_L NAMED_GPIO(slp_sus_l)
#define GPIO_SYS_RESET_L NAMED_GPIO(sys_rst_odl)
#define GPIO_WP_L NAMED_GPIO(ec_wp_l)
/* USB-C interrupts */
#define GPIO_USB_C0_TCPC_INT_ODL NAMED_GPIO(usb_c0_tcpc_int_odl)
#define GPIO_USB_C1_TCPC_INT_ODL NAMED_GPIO(usb_c1_tcpc_int_odl)
#define GPIO_USB_C0_PPC_INT_ODL NAMED_GPIO(usb_c0_ppc_int_odl)
#define GPIO_USB_C1_PPC_INT_ODL NAMED_GPIO(usb_c1_ppc_int_odl)
#define GPIO_USB_C0_BC12_INT_ODL NAMED_GPIO(usb_c0_bc12_int_odl)
#define GPIO_USB_C1_MIX_INT_ODL NAMED_GPIO(usb_c1_mix_int_odl)
#define GPIO_USB_C0_OC_ODL NAMED_GPIO(usb_c0_oc_odl)
#define GPIO_USB_C1_OC_ODL NAMED_GPIO(usb_c1_oc_odl)
/* USB and USBC Signals */
#define GPIO_EN_PP5000_USBA NAMED_GPIO(en_pp5000_usba)
#define GPIO_USB_C1_RT_RST_ODL NAMED_GPIO(usb_c1_rt_rst_odl_boardid_0)
/* Don't have a load switch for retimer */
/* TODO(b/176559881): How to do unimplemented GPIOs? */
#define GPIO_USB_C1_LS_EN NAMED_GPIO(unused_gpio41)
#define GPIO_USB_C1_BC12_INT_ODL GPIO_USB_C1_MIX_INT_ODL
/*
* Set EC_CROS_GPIO_INTERRUPTS to a space-separated list of GPIO_INT items.
*
* Each GPIO_INT requires three parameters:
* gpio_signal - The enum gpio_signal for the interrupt gpio
* interrupt_flags - The interrupt-related flags (e.g. GPIO_INT_EDGE_BOTH)
* handler - The platform/ec interrupt handler.
*
* Ensure that this files includes all necessary headers to declare all
* referenced handler functions.
*
* For example, one could use the follow definition:
* #define EC_CROS_GPIO_INTERRUPTS \
* GPIO_INT(NAMED_GPIO(h1_ec_pwr_btn_odl), GPIO_INT_EDGE_BOTH, button_print)
*/
#define EC_CROS_GPIO_INTERRUPTS \
GPIO_INT(GPIO_AC_PRESENT, GPIO_INT_EDGE_BOTH, extpower_interrupt) \
GPIO_INT(GPIO_LID_OPEN, GPIO_INT_EDGE_BOTH, lid_interrupt) \
GPIO_INT(GPIO_PCH_SLP_S0_L, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_PCH_SLP_S3_L, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_PCH_SLP_SUS_L, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_PG_EC_RSMRST_ODL, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_PCH_DSW_PWROK, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_PG_EC_ALL_SYS_PWRGD, GPIO_INT_EDGE_BOTH, \
power_signal_interrupt) \
GPIO_INT(GPIO_POWER_BUTTON_L, GPIO_INT_EDGE_BOTH, \
power_button_interrupt) \
GPIO_INT(GPIO_USB_C0_TCPC_INT_ODL, GPIO_INT_EDGE_BOTH, \
tcpc_alert_event) \
GPIO_INT(GPIO_USB_C1_TCPC_INT_ODL, GPIO_INT_EDGE_BOTH, \
tcpc_alert_event) \
GPIO_INT(GPIO_USB_C0_PPC_INT_ODL, GPIO_INT_EDGE_BOTH, \
ppc_interrupt) \
GPIO_INT(GPIO_USB_C1_PPC_INT_ODL, GPIO_INT_EDGE_BOTH, \
ppc_interrupt) \
GPIO_INT(GPIO_USB_C0_BC12_INT_ODL, GPIO_INT_EDGE_BOTH, \
bc12_interrupt) \
GPIO_INT(GPIO_USB_C1_MIX_INT_ODL, GPIO_INT_EDGE_BOTH, \
bc12_interrupt)
#endif /* __ZEPHYR_GPIO_MAP_H */
|
