1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
/* Copyright 2020 The ChromiumOS Authors
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#include <stdbool.h>
#include "mpu.h"
#include "mpu_private.h"
#include "string.h"
#include "system.h"
#include "test_util.h"
struct mpu_info {
bool has_mpu;
int num_mpu_regions;
bool mpu_is_unified;
};
#if defined(CHIP_VARIANT_STM32F412)
struct mpu_info mpu_info = { .has_mpu = true,
.num_mpu_regions = 8,
.mpu_is_unified = true };
struct mpu_rw_regions expected_rw_regions = { .num_regions = 2,
.addr = { 0x08060000,
0x08080000 },
.size = { 0x20000, 0x80000 } };
#elif defined(CHIP_VARIANT_STM32H7X3)
struct mpu_info mpu_info = { .has_mpu = true,
.num_mpu_regions = 16,
.mpu_is_unified = true };
struct mpu_rw_regions expected_rw_regions = { .num_regions = 1,
.addr = { 0x08100000,
0x08200000 },
.size = { 0x100000, 0 } };
#else
#error "MPU info not defined for this chip. Please add it."
#endif
test_static int test_mpu_info(void)
{
TEST_EQ(mpu_num_regions(), mpu_info.num_mpu_regions, "%d");
TEST_EQ(has_mpu(), mpu_info.has_mpu, "%d");
TEST_EQ(mpu_is_unified(), mpu_info.mpu_is_unified, "%d");
return EC_SUCCESS;
}
test_static int reset_mpu(void)
{
int i;
mpu_disable();
for (i = 0; i < mpu_info.num_mpu_regions; ++i) {
/*
* Disable all regions.
*
* We use the smallest possible size (32 bytes), but it
* doesn't really matter since the regions are disabled.
*/
TEST_EQ(mpu_config_region(i, 0, 32, 0, 0), EC_SUCCESS, "%d");
}
mpu_enable();
return EC_SUCCESS;
}
test_static int test_mpu_update_region_valid_region(void)
{
volatile char data __maybe_unused;
char *const ram_base = (char *const)CONFIG_RAM_BASE;
const uint8_t size_bit = 5;
uint16_t mpu_attr = MPU_ATTR_NO_NO;
/*
* Initial read should work. MPU is not protecting the given address.
*/
data = ram_base[0];
TEST_EQ(mpu_update_region(0, (uint32_t)ram_base, size_bit, mpu_attr, 1,
0),
EC_SUCCESS, "%d");
/* This panics with a data violation at CONFIG_RAM_BASE:
*
* Data access violation, mfar = <CONFIG_RAM_BASE>
*/
data = ram_base[0];
return EC_SUCCESS;
}
test_static int test_mpu_update_region_invalid_region(void)
{
/* Test invalid region */
TEST_EQ(mpu_update_region(mpu_info.num_mpu_regions, 0x8020000, 17,
0x1000, 1, 0),
-EC_ERROR_INVAL, "%d");
return EC_SUCCESS;
}
test_static int test_mpu_update_region_invalid_alignment(void)
{
/*
* Test size that is not aligned to address.
*/
const uint32_t addr = 0x20000;
const uint32_t size = 0x40000;
const uint32_t size_bit = 18;
TEST_EQ(size, BIT(size_bit), "%d");
TEST_EQ(reset_mpu(), EC_SUCCESS, "%d");
TEST_EQ(mpu_update_region(0, addr, size_bit, 0, 1, 0), -EC_ERROR_INVAL,
"%d");
return EC_SUCCESS;
}
test_static int test_mpu_lock_ro_flash(void)
{
int rv;
rv = mpu_lock_ro_flash();
TEST_EQ(rv, EC_SUCCESS, "%d");
return EC_SUCCESS;
}
test_static int test_mpu_lock_rw_flash(void)
{
int rv;
rv = mpu_lock_rw_flash();
TEST_EQ(rv, EC_SUCCESS, "%d");
return EC_SUCCESS;
}
test_static int test_mpu_protect_data_ram(void)
{
int rv;
rv = mpu_protect_data_ram();
TEST_EQ(rv, EC_SUCCESS, "%d");
return EC_SUCCESS;
}
test_static int test_mpu_protect_code_ram(void)
{
if (IS_ENABLED(CONFIG_EXTERNAL_STORAGE) ||
!IS_ENABLED(CONFIG_FLASH_PHYSICAL)) {
int rv;
rv = mpu_protect_code_ram();
TEST_EQ(rv, EC_SUCCESS, "%d");
}
return EC_SUCCESS;
}
test_static int test_mpu_get_rw_regions(void)
{
struct mpu_rw_regions rw_regions = mpu_get_rw_regions();
int rv = memcmp(&rw_regions, &expected_rw_regions,
sizeof(expected_rw_regions));
TEST_EQ(rv, 0, "%d");
return EC_SUCCESS;
}
void run_test(int argc, const char **argv)
{
enum ec_image cur_image = system_get_image_copy();
ccprintf("Running MPU test\n");
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_info);
/*
* TODO(b/151105339): For all locked regions, check that we cannot
* read/write/execute (depending on the configuration).
*/
/*
* Since locking prevents code execution, we can only lock the region
* that is not running or the test will hang.
*/
if (cur_image == EC_IMAGE_RW) {
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_lock_ro_flash);
}
if (cur_image == EC_IMAGE_RO) {
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_lock_rw_flash);
}
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_update_region_invalid_region);
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_update_region_invalid_alignment);
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_protect_code_ram);
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_protect_data_ram);
RUN_TEST(reset_mpu);
RUN_TEST(test_mpu_get_rw_regions);
RUN_TEST(reset_mpu);
/* This test must be last because it generates a panic */
RUN_TEST(test_mpu_update_region_valid_region);
RUN_TEST(reset_mpu);
test_print_result();
}
|
