blob: 5bcc55fe16b7352ca0974d03c3e919bd296e6e34 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/* Copyright (c) 2015 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*
* TI bq24717 battery charger driver.
*/
#ifndef __CROS_EC_CHARGER_BQ24717_H
#define __CROS_EC_CHARGER_BQ24717_H
/* NOTES:
* If battery is not present keep charge current register (0x14) at 0.
* Max charge voltage (0x15) needs to be programmed before 0x14.
*/
/* Chip specific registers */
#define BQ24717_CHARGE_OPTION 0x12
#define BQ24717_CHARGE_CURRENT 0x14
#define BQ24717_MAX_CHARGE_VOLTAGE 0x15
#define BQ24717_MIN_SYSTEM_VOLTAGE 0x3e
#define BQ24717_INPUT_CURRENT 0x3f
#define BQ24717_MANUFACTURER_ID 0xfe
#define BQ24717_DEVICE_ID 0xff
/* ChargeOption Register - 0x12 */
#define OPT_LOWPOWER_MASK (1 << 15)
#define OPT_LOWPOWER_DSCHRG_I_MON_ON (0 << 15)
#define OPT_LOWPOWER_DSCHRG_I_MON_OFF (1 << 15)
#define OPT_WATCHDOG_MASK (3 << 13)
#define OPT_WATCHDOG_DISABLE (0 << 13)
#define OPT_WATCHDOG_44SEC (1 << 13)
#define OPT_WATCHDOG_88SEC (2 << 13)
#define OPT_WATCHDOG_175SEC (3 << 13)
#define OPT_SYSOVP_MASK (1 << 12)
#define OPT_SYSOVP_15P1_3SEC_20P2_4SEC (0 << 12)
#define OPT_SYSOVP_17P0_3SEC_22P7_4SEC (1 << 12)
#define OPT_SYSOVP_STATUS_MASK (1 << 11)
#define OPT_SYSOVP_STATUS (1 << 11)
#define OPT_AUDIO_FREQ_LIMIT_MASK (1 << 10)
#define OPT_AUDIO_FREQ_NO_LIMIT (0 << 10)
#define OPT_AUDIO_FREQ_40KHZ_LIMIT (1 << 10)
#define OPT_SWITCH_FREQ_MASK (3 << 8)
#define OPT_SWITCH_FREQ_600KHZ (0 << 8)
#define OPT_SWITCH_FREQ_800KHZ (1 << 8)
#define OPT_SWITCH_FREQ_1MHZ (2 << 8)
#define OPT_SWITCH_FREQ_800KHZ_DUP (3 << 8)
#define OPT_ACOC_MASK (1 << 7)
#define OPT_ACOC_DISABLED (0 << 7)
#define OPT_ACOC_333PCT_IPDM (1 << 7)
#define OPT_LSFET_OCP_MASK (1 << 6)
#define OPT_LSFET_OCP_250MV (0 << 6)
#define OPT_LSFET_OCP_350MV (1 << 6)
#define OPT_LEARN_MASK (1 << 5)
#define OPT_LEARN_DISABLE (0 << 5)
#define OPT_LEARN_ENABLE (1 << 5)
#define OPT_IOUT_MASK (1 << 4)
#define OPT_IOUT_40X (0 << 4)
#define OPT_IOUT_16X (1 << 4)
#define OPT_FIX_IOUT_MASK (1 << 3)
#define OPT_FIX_IOUT_IDPM_EN (0 << 3)
#define OPT_FIX_IOUT_ALWAYS (1 << 3)
#define OPT_LDO_MODE_MASK (1 << 2)
#define OPT_LDO_DISABLE (0 << 2)
#define OPT_LDO_ENABLE (1 << 2)
#define OPT_IDPM_MASK (1 << 1)
#define OPT_IDPM_DISABLE (0 << 1)
#define OPT_IDPM_ENABLE (1 << 1)
#define OPT_CHARGE_INHIBIT_MASK (1 << 0)
#define OPT_CHARGE_ENABLE (0 << 0)
#define OPT_CHARGE_DISABLE (1 << 0)
/* ChargeCurrent Register - 0x14
* The ChargeCurrent register controls a DAC. Therefore
* the below definitions are cummulative. */
#define CHARGE_I_64MA (1 << 6)
#define CHARGE_I_128MA (1 << 7)
#define CHARGE_I_256MA (1 << 8)
#define CHARGE_I_512MA (1 << 9)
#define CHARGE_I_1024MA (1 << 10)
#define CHARGE_I_2048MA (1 << 11)
#define CHARGE_I_4096MA (1 << 12)
#define CHARGE_I_OFF (0)
#define CHARGE_I_MIN (128)
#define CHARGE_I_MAX (8128)
#define CHARGE_I_STEP (64)
/* MaxChargeVoltage Register - 0x15
* The MaxChargeVoltage register controls a DAC. Therefore
* the below definitions are cummulative. */
#define CHARGE_V_16MV (1 << 4)
#define CHARGE_V_32MV (1 << 5)
#define CHARGE_V_64MV (1 << 6)
#define CHARGE_V_128MV (1 << 7)
#define CHARGE_V_256MV (1 << 8)
#define CHARGE_V_512MV (1 << 9)
#define CHARGE_V_1024MV (1 << 10)
#define CHARGE_V_2048MV (1 << 11)
#define CHARGE_V_4096MV (1 << 12)
#define CHARGE_V_8192MV (1 << 13)
#define CHARGE_V_16384MV (1 << 14)
#define CHARGE_V_MIN (4096)
#define CHARGE_V_MAX (18000)
#define CHARGE_V_STEP (16)
/* MinSystemVoltage Register - 0x3e
* The MinSystemVoltage register controls a DAC. Therefore
* the below definitions are cummulative. */
#define MIN_SYS_V_256MV (1 << 8)
#define MIN_SYS_V_512MV (1 << 9)
#define MIN_SYS_V_1024MV (1 << 10)
#define MIN_SYS_V_2048MV (1 << 11)
#define MIN_SYS_V_4096MV (1 << 12)
#define MIN_SYS_V_8192MV (1 << 13)
#define MIN_SYS_V_MIN (4096)
/* InputCurrent Register - 0x3f
* The InputCurrent register controls a DAC. Therefore
* the below definitions are cummulative. */
#define INPUT_I_64MA (1 << 6)
#define INPUT_I_128MA (1 << 7)
#define INPUT_I_256MA (1 << 8)
#define INPUT_I_512MA (1 << 9)
#define INPUT_I_1024MA (1 << 10)
#define INPUT_I_2048MA (1 << 11)
#define INPUT_I_4096MA (1 << 12)
#define INPUT_I_MIN (128)
#define INPUT_I_MAX (8064)
#define INPUT_I_STEP (64)
#endif /* __CROS_EC_CHARGER_BQ24717_H */
|
