summaryrefslogtreecommitdiff
path: root/chip/g/pmu.h
blob: 6482440521993798ef1851e0719c2d8249100071 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
/* Copyright 2014 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#ifndef __CROS_EC_PMU_H
#define __CROS_EC_PMU_H

#include "common.h"
#include "registers.h"

enum {
	/* RO */
	PERIPH_CAMO             = 0x0,
	PERIPH_CAMO0            = 0x0,

	PERIPH_CRYPTO           = 0x1,
	PERIPH_CRYPTO0          = 0x1,

	PERIPH_DMA              = 0x2,
	PERIPH_DMA0             = 0x2,

	PERIPH_FLASH            = 0x3,
	PERIPH_FLASH0           = 0x3,

	PERIPH_FUSE             = 0x4,
	PERIPH_FUSE0            = 0x4,

	/* RO */
	PERIPH_GLOBALSEC        = 0x5,
	PERIPH_GLOBALSEC_TIMER  = 0x6,
	PERIPH_GLOBALSEC_HS     = 0x7,

	PERIPH_GPIO             = 0x8,
	PERIPH_GPIO0            = 0x8,
	PERIPH_GPIO1            = 0x9,

	PERIPH_I2C              = 0xa,
	PERIPH_I2C0             = 0xa,
	PERIPH_I2C1             = 0xb,

	PERIPH_I2CS             = 0xc,
	PERIPH_I2CS0            = 0xc,

	PERIPH_KEYMGR           = 0xd,
	PERIPH_KEYMGR0          = 0xd,

	/* RO */
	PERIPH_APB0             = 0xe,
	PERIPH_APB1             = 0xf,
	PERIPH_APB2             = 0x10,
	PERIPH_APB2_TIMER       = 0x11,
	PERIPH_APB3             = 0x12,
	PERIPH_APB3_HS          = 0x13,

	PERIPH_PINMUX           = 0x14,

	PERIPH_PMU              = 0x15,

	PERIPH_RBOX             = 0x16,
	PERIPH_RBOX0            = 0x16,

	PERIPH_RDD              = 0x17,
	PERIPH_RDD0             = 0x17,

	PERIPH_RTC              = 0x18,
	PERIPH_RTC0             = 0x18,
	PERIPH_RTC_TIMER        = 0x19,
	PERIPH_RTC0_TIMER       = 0x19,

	PERIPH_SPI              = 0x1a,
	PERIPH_SPI0             = 0x1a,
	PERIPH_SPI1             = 0x1b,

	PERIPH_SPP              = 0x1c,
	PERIPH_SPP0             = 0x1c,
	PERIPH_SPP0_TIMER       = 0x1d,

	PERIPH_SWDP             = 0x1e,
	PERIPH_SWDP0            = 0x1e,

	/* RO */
	PERIPH_TEMP             = 0x1f,
	PERIPH_TEMP0            = 0x1f,

	PERIPH_TIMEHS           = 0x20,
	PERIPH_TIMEHS0          = 0x20,
	PERIPH_TIMEHS1          = 0x21,

	PERIPH_TIMELS           = 0x22,
	PERIPH_TIMELS0          = 0x22,

	PERIPH_TIMEUS           = 0x23,
	PERIPH_TIMEUS0          = 0x23,

	PERIPH_TRNG             = 0x24,
	PERIPH_TRNG0            = 0x24,

	PERIPH_UART             = 0x25,
	PERIPH_UART0            = 0x25,
	PERIPH_UART1            = 0x26,
	PERIPH_UART2            = 0x27,

	PERIPH_USB              = 0x28,
	PERIPH_USB0             = 0x28,
	PERIPH_USB0_USB_PHY     = 0x29,

	/* RO */
	PERIPH_VOLT             = 0x2a,
	PERIPH_VOLT0            = 0x2a,

	/* RO */
	PERIPH_WATCHDOG         = 0x2b,
	PERIPH_WATCHDOG0        = 0x2b,

	PERIPH_XO               = 0x2c,
	PERIPH_XO0              = 0x2c,
	PERIPH_XO_TIMER         = 0x2d,
	PERIPH_XO0_TIMER        = 0x2d,

	/* RO */
	PERIPH_MASTER_MATRIX    = 0x2e,
	PERIPH_MATRIX           = 0x2f,
};

typedef void (*pmu_clock_func)(uint32_t periph);
extern void pmu_clock_en(uint32_t periph);
extern void pmu_clock_dis(uint32_t periph);
extern void pmu_peripheral_rst(uint32_t periph);
extern uint32_t pmu_calibrate_rc_trim(void);
extern uint32_t pmu_clock_switch_rc_notrim(void);
extern uint32_t pmu_clock_switch_rc_trim(uint32_t skip_calibration);
extern uint32_t pmu_clock_switch_xo(void);
extern void pmu_sleep(void);
extern void pmu_hibernate(void);
extern void pmu_hibernate_exit(void);
extern void pmu_powerdown(void);
extern void pmu_powerdown_exit(void);

/*
 * enable clock doubler for USB purposes
 */
void pmu_enable_clock_doubler(void);
#endif /* __CROS_EC_PMU_H */