1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
|
/* Copyright 2018 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Intel GLK-RVP-ITE board-specific configuration */
#include "button.h"
#include "chipset.h"
#include "charger.h"
#include "console.h"
#include "driver/charger/isl923x.h"
#include "ec2i_chip.h"
#include "extpower.h"
#include "gpio.h"
#include "hooks.h"
#include "host_command.h"
#include "i2c.h"
#include "intc.h"
#include "keyboard_scan.h"
#include "lid_switch.h"
#include "pca9555.h"
#include "power.h"
#include "power_button.h"
#include "spi.h"
#include "switch.h"
#include "system.h"
#include "task.h"
#include "timer.h"
#include "uart.h"
#include "util.h"
#include "gpio_list.h"
#define I2C_PORT_PCA555_BOARD_ID_GPIO IT83XX_I2C_CH_C
#define I2C_ADDR_PCA555_BOARD_ID_GPIO_FLAGS 0x20
/* I2C ports */
const struct i2c_port_t i2c_ports[] = {
{"charger", IT83XX_I2C_CH_A, 100, GPIO_I2C_A_SCL, GPIO_I2C_A_SDA},
{"typec", IT83XX_I2C_CH_B, 400, GPIO_I2C_B_SCL, GPIO_I2C_B_SDA},
{"pmic", IT83XX_I2C_CH_C, 100, GPIO_I2C_C_SCL, GPIO_I2C_C_SDA},
{"ext_io", IT83XX_I2C_CH_E, 400, GPIO_I2C_E_SCL, GPIO_I2C_E_SDA},
};
const unsigned int i2c_ports_used = ARRAY_SIZE(i2c_ports);
/* Charger Chips */
const struct charger_config_t chg_chips[] = {
{
.i2c_port = I2C_PORT_CHARGER,
.i2c_addr_flags = ISL923X_ADDR_FLAGS,
.drv = &isl923x_drv,
},
};
const unsigned int chg_cnt = ARRAY_SIZE(chg_chips);
/* Wake-up pins for hibernate */
const enum gpio_signal hibernate_wake_pins[] = {
GPIO_AC_PRESENT,
GPIO_LID_OPEN,
GPIO_POWER_BUTTON_L,
};
const int hibernate_wake_pins_used = ARRAY_SIZE(hibernate_wake_pins);
/* Called by APL power state machine when transitioning from G3 to S5 */
void chipset_pre_init_callback(void)
{
int data;
if (pca9555_read(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0, &data))
return;
/*
* No need to re-init PMIC since settings are sticky across sysjump.
* However, be sure to check that PMIC is already enabled. If it is
* then there's no need to re-sequence the PMIC.
*/
if (system_jumped_to_this_image() && (data & PCA9555_IO_0))
return;
/* Enable SOC_3P3_EN_L: Set the Output port O0.1 to low level */
data &= ~PCA9555_IO_1;
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0, data);
/* TODO: Find out from the spec */
msleep(10);
/* Enable PMIC_EN: Set the Output port O0.0 to high level */
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0,
data | PCA9555_IO_0);
}
/* Initialize board. */
static void board_init(void)
{
}
DECLARE_HOOK(HOOK_INIT, board_init, HOOK_PRIO_FIRST);
/* Called on AP S5 -> S3 transition */
static void board_chipset_startup(void)
{
}
DECLARE_HOOK(HOOK_CHIPSET_STARTUP, board_chipset_startup, HOOK_PRIO_DEFAULT);
/* Called on AP S3 -> S5 transition */
static void board_chipset_shutdown(void)
{
}
DECLARE_HOOK(HOOK_CHIPSET_SHUTDOWN, board_chipset_shutdown, HOOK_PRIO_DEFAULT);
void chipset_do_shutdown(void)
{
int data;
if (pca9555_read(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0, &data))
return;
/* Disable SOC_3P3_EN_L: Set the Output port O0.1 to high level */
data |= PCA9555_IO_1;
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0, data);
/* TODO: Find out from the spec */
msleep(10);
/* Disable PMIC_EN: Set the Output port O0.0 to low level */
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0,
data & ~PCA9555_IO_0);
}
void board_hibernate_late(void)
{
}
void board_hibernate(void)
{
/*
* To support hibernate called from console commands, ectool commands
* and key sequence, shutdown the AP before hibernating.
*/
chipset_do_shutdown();
/* Added delay to allow AP to settle down */
msleep(100);
}
int board_get_version(void)
{
int data;
if (pca9555_read(I2C_PORT_PCA555_BOARD_ID_GPIO,
I2C_ADDR_PCA555_BOARD_ID_GPIO_FLAGS,
PCA9555_CMD_INPUT_PORT_1, &data))
return -1;
return data & 0x0f;
}
static void pmic_init(void)
{
/* No need to re-init PMIC since settings are sticky across sysjump. */
if (system_jumped_to_this_image())
return;
/*
* PMIC INIT
* Configure Port O0.0 as Output port - PMIC_EN
* Configure Port O0.1 as Output port - SOC_3P3_EN_L
*/
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_CONFIGURATION_PORT_0, 0xfc);
/*
* Set the Output port O0.0 to low level - PMIC_EN
* Set the Output port O0.1 to high level - SOC_3P3_EN_L
*
* POR of PCA9555 port is input with high impedance hence explicitly
* configure the SOC_3P3_EN_L to high level.
*/
pca9555_write(I2C_PORT_PCA555_PMIC_BATT_GPIO,
I2C_ADDR_PCA555_PMIC_BATT_GPIO_FLAGS,
PCA9555_CMD_OUTPUT_PORT_0, 0xfe);
}
DECLARE_HOOK(HOOK_INIT, pmic_init, HOOK_PRIO_INIT_I2C + 1);
/* Keyboard scan setting */
struct keyboard_scan_config keyscan_config = {
.output_settle_us = 35,
.debounce_down_us = 5 * MSEC,
.debounce_up_us = 40 * MSEC,
.scan_period_us = 3 * MSEC,
.min_post_scan_delay_us = 1000,
.poll_timeout_us = 100 * MSEC,
.actual_key_mask = {
0x14, 0xff, 0xff, 0xff, 0xff, 0xf5, 0xff,
0xa4, 0xff, 0xfe, 0x55, 0xfa, 0xca /* full set */
},
};
|
