1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
/* Copyright (c) 2014 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Fruitpie board configuration */
#ifndef __BOARD_H
#define __BOARD_H
/* 48 MHz SYSCLK clock frequency */
#define CPU_CLOCK 48000000
/* the UART console is on USART2 (PA14/PA15) */
#undef CONFIG_UART_CONSOLE
#define CONFIG_UART_CONSOLE 2
/* Optional features */
#define CONFIG_STM_HWTIMER32
#define CONFIG_USB_POWER_DELIVERY
#define CONFIG_USB_PD_DUAL_ROLE
#define CONFIG_USB_PD_INTERNAL_COMP
#define CONFIG_ADC
#define CONFIG_HW_CRC
#define CONFIG_I2C
#define CONFIG_BATTERY_SMART
#define CONFIG_USB_SWITCH_TSU6721
#undef CONFIG_WATCHDOG_HELP
#undef CONFIG_LID_SWITCH
#undef CONFIG_TASK_PROFILING
/* I2C ports configuration */
#define I2C_PORT_MASTER 1
#define I2C_PORT_BATTERY I2C_PORT_MASTER
#define I2C_PORT_CHARGER I2C_PORT_MASTER
#define I2C_PORT_SLAVE 0
/* Charger configuration */
#define CONFIG_CHARGER
#undef CONFIG_CHARGER_V1
#define CONFIG_CHARGER_BQ24773
#define CONFIG_CHARGER_SENSE_RESISTOR 5 /* milliOhms */
#define CONFIG_CHARGER_SENSE_RESISTOR_AC 10 /* milliOhms */
#define CONFIG_CHARGER_INPUT_CURRENT 512 /* mA */
#define CONFIG_CHARGER_ILIM_PIN_DISABLED /* external ILIM pin disabled */
/*
* Allow dangerous commands all the time, since we don't have a write protect
* switch.
*/
#define CONFIG_SYSTEM_UNLOCKED
#ifndef __ASSEMBLER__
/* Timer selection */
#define TIM_CLOCK32 2
#define TIM_ADC 3
/* GPIO signal list */
enum gpio_signal {
/* Inputs with interrupt handlers are first for efficiency */
GPIO_VBUS_WAKE = 0,
GPIO_MASTER_I2C_INT_L,
/* PD RX/TX */
GPIO_USB_CC1_PD,
GPIO_PD_REF1,
GPIO_PD_REF2,
GPIO_USB_CC2_PD,
GPIO_PD_CLK_OUT,
GPIO_PD_TX_EN,
GPIO_PD_TX_DATA,
#if 0
GPIO_PD_CLK_IN,
#endif
/* Power and muxes control */
GPIO_PP5000_EN,
GPIO_CC_HOST,
GPIO_CHARGE_EN_L,
GPIO_USB_C_5V_EN,
GPIO_VCONN1_EN,
GPIO_VCONN2_EN,
GPIO_SS1_EN_L,
GPIO_SS2_EN_L,
GPIO_SS2_USB_MODE_L,
GPIO_SS1_USB_MODE_L,
GPIO_DP_MODE,
GPIO_DP_POLARITY_L,
/* Not used : no host on that bus */
GPIO_SLAVE_I2C_INT_L,
/* I2C busses */
GPIO_SLAVE_I2C_SCL,
GPIO_SLAVE_I2C_SDA,
GPIO_MASTER_I2C_SCL,
GPIO_MASTER_I2C_SDA,
/* Rohm BD92104 connections */
GPIO_ALERT_L,
GPIO_USBPD_RST,
GPIO_USBPD_FORCE_OTG,
GPIO_USBPD_VIN_EN_L,
/* Test points */
GPIO_TP9,
GPIO_TP11,
/* Unimplemented signals we emulate */
GPIO_ENTERING_RW,
GPIO_WP_L,
/* Number of GPIOs; not an actual GPIO */
GPIO_COUNT
};
/* ADC signal */
enum adc_channel {
ADC_CH_CC1_PD = 0,
ADC_CH_CC2_PD,
/* Number of ADC channels */
ADC_CH_COUNT
};
/* Muxing for the USB type C */
enum typec_mux {
TYPEC_MUX_NONE,
TYPEC_MUX_USB1,
TYPEC_MUX_USB2,
TYPEC_MUX_DP1,
TYPEC_MUX_DP2,
};
#endif /* !__ASSEMBLER__ */
#endif /* __BOARD_H */
|
