blob: 8be7783afa0471411a9558a73603b0c4fc0e99b4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
/*
* Copyright 2016 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifndef __EC_BOARD_CR50_SCRATCH_REG1_H
#define __EC_BOARD_CR50_SCRATCH_REG1_H
/*
* Bit assignments of the LONG_LIFE_SCRATCH1 register. This register survives
* all kinds of resets, it is cleared only on the Power ON event.
*/
#define BOARD_SLAVE_CONFIG_SPI (1 << 0) /* TPM uses SPI interface */
#define BOARD_SLAVE_CONFIG_I2C (1 << 1) /* TPM uses I2C interface */
/*
* The gaps are left to ensure backwards compatibility with the earliest cr50
* code releases. It will be possible to safely reuse these gaps if and when the
* rest of the bits are taken.
*/
/* TODO(crosbug.com/p/56945): Remove when sys_rst_l has an external pullup */
#define BOARD_NEEDS_SYS_RST_PULL_UP (1 << 5) /* Add a pullup to sys_rst_l */
#define BOARD_USE_PLT_RESET (1 << 6) /* Use plt_rst_l instead of */
/* sys_rst_l to monitor the */
/* system resets */
/* Bits to store write protect bit state across deep sleep and resets. */
#define BOARD_WP_ASSERTED (1 << 8)
#define BOARD_FORCING_WP (1 << 9)
/*
* Bit to signal to compatible RO to suppress its uart output.
* Helps to reduce time to resume from deep sleep.
*/
#define BOARD_NO_RO_UART (1 << 10)
/*
* Bits to store current case-closed debug state across deep sleep.
*
* DO NOT examine these bits to determine the current CCD state. Call methods
* from case_closed_debug.h instead.
*/
#define BOARD_CCD_SHIFT 11
#define BOARD_CCD_STATE (3 << BOARD_CCD_SHIFT)
/* Prevent Cr50 from entering deep sleep when the AP is off */
#define BOARD_DEEP_SLEEP_DISABLED (1 << 13)
/* Use Cr50_RX_AP_TX to determine if the AP is off or on */
#define BOARD_DETECT_AP_WITH_UART (1 << 14)
/* ITE EC sync sequence generation after reset is required. */
#define BOARD_ITE_EC_SYNC_NEEDED (1 << 15)
/*
* Enable delayed write protect disable for systems that can be opened
* in less than 2 minutes
*/
#define BOARD_WP_DISABLE_DELAY (1 << 16)
/*
* Enable custom options required for the closed source EC on the
* Sarien/Arcada boards. Includes the following behavior
* Enable factory mode to closed-source EC via GPIO
* Support customer diagnostic mode
* UEFI factory mode
* EC extended reset
* Power+Refresh recovery mode (instead of Power+Refresh+Esc)
*/
#define BOARD_CLOSED_SOURCE_SET1 (1 << 17)
/*
* Wait until PLT_RST_L is asserted before deasserting reset.
*/
#define BOARD_CLOSED_LOOP_RESET (1 << 18)
/*
* The board uses INA pins as GPIOs, so it can't support reading inas using usb
* i2c.
*/
#define BOARD_NO_INA_SUPPORT (1 << 19)
/*
* Macro to capture all properties related to board strapping pins. This must be
* updated if additional strap related properties are added.
*/
#define BOARD_ALL_PROPERTIES (BOARD_SLAVE_CONFIG_SPI | BOARD_SLAVE_CONFIG_I2C \
| BOARD_NEEDS_SYS_RST_PULL_UP | BOARD_USE_PLT_RESET | \
BOARD_DEEP_SLEEP_DISABLED | BOARD_DETECT_AP_WITH_UART | \
BOARD_WP_DISABLE_DELAY | BOARD_CLOSED_SOURCE_SET1 | \
BOARD_CLOSED_LOOP_RESET | BOARD_NO_INA_SUPPORT)
#endif /* ! __EC_BOARD_CR50_SCRATCH_REG1_H */
|
