summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
...
* volteer: add example shimmed tasksJett Rink2021-01-152-0/+28
| | | | | | | | | | | | | | | | Add example task to volteer. This will be replace by real tasks soon BUG=b:171741620 TEST=compile volteer with example task Change-Id: Ie11482cfe4abe884a0c98c90d570c3337e273606 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2518618 Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jett Rink <jettrink@chromium.org> Tested-by: Jett Rink <jettrink@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630138 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* volteer: add GPIO alises needed for power sequencing to gpio_map.hJack Rosenthal2021-01-151-2/+18
| | | | | | | | | | | | | | | These aliases are needed to support power sequencing shim. BUG=b:171312361 TEST=with EC shim, compiles Change-Id: Ic149a11eb4f99d7aa006c2bf043cc29816756917 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2503390 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Jett Rink <jettrink@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630137 Reviewed-by: Simon Glass <sjg@chromium.org>
* volteer: add initial zmake.yamlJack Rosenthal2021-01-151-0/+27
| | | | | | | | | | | | | | | | | | Add a basic zmake.yaml file. BUG=b:170268806 TEST=compile volteer board with zmake (chroot) zephyr-chrome $ zmake configure -B ~/volteer-build \ projects/experimental/volteer (chroot) zephyr-chrome $ zmake build ~/volteer-build Change-Id: I12927166c14cb189374f8ff9e86e71de93f8072a Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2503389 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Jett Rink <jettrink@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630136 Reviewed-by: Simon Glass <sjg@chromium.org>
* volteer: add EC_CROS_GPIO_INTERRUPT defineJett Rink2021-01-151-0/+16
| | | | | | | | | | | | | | | | Define the EC_CROS_GPIO_INTERRUPT with an example of how to use it to allow us to bind platform/ec gpio irq handlers BUG=b:169935802 TEST=use with volteer power button to print message on both edges Change-Id: Iead9ad54cec567443be00d7ea07c714455156371 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2495006 Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org> Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630135
* volteer: add remaining gpio signalsJett Rink2021-01-151-7/+262
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Generate the dts snippet with the following perl command perl -nle 'print lc($1)." {\n\tgpios = <&gpio".lc($2)." $3 ($4)>;\n\tlabel = \"$1\";\n};" if /GPIO\w*\((\w+),\s+PIN\((\w), (\w)\),\s+([^),]+)/' board/volteer/gpio.inc | perl -ple 's/GPIO_INT\w+/GPIO_INPUT/g' | perl -ple 's/ \| (GPIO_SEL_1P8V|GPIO_HIB_WAKE_HIGH)//g' | perl -ple 's/\((\w+)\)/$1/g' This removes GPIO_SEL_1P8V and GPIO_HIB_WAKE_HIGH since they are not supported in zephyr This also ignores any interrupts as they need to be defined outside of the device tree file. All interrupts are just assumed to be an input. BUG=b:169935802 TEST=gpioget shows all GPIOs on volteer Change-Id: I2161db8cb1daa520df208c911342f3ed6c01decb Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2495095 Tested-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Yuval Peress <peress@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org> Auto-Submit: Jett Rink <jettrink@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630134 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org>
* volteer: Enable I2CSimon Glass2021-01-152-0/+34
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enable I2C for testing. Volteer uses I2C ports 0-3, 5 and 7. Ports 0, 3, 5 appear to have nothing on them, but that may possibly be correct for my volteer. BUG=b:171302975 TEST=ZEPHYR_BASE=$HOME/chromiumos/src/third_party/zephyr/main/v2.4 With all the cherry-picks applied to $ZEPHYR_BASE In ~/chromiumos/src/platform/zephyr-chrome : ./clean_build.sh \ ~/chromiumos/src/platform/zephyr-chrome/projects/experimental/volteer Use gdb script volteer.gdb: target remote localhost:2331 monitor reset load ~/chromiumos/src/platform/zephyr-chrome/build/zephyr/zephyr.elf With JLinkGDBServerExe running and connected: $ gdb-multiarch -x volteer.gdb c (to continue) On attached volteer EC UART: uart:~$ i2c scan I2C_0 I2C: Device driver I2C_0 not found. uart:~$ i2c scan I2C_0_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 0 devices found on I2C_0_PORT0 uart:~$ i2c scan I2C_1_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: 20 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: 40 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 5f 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 3 devices found on I2C_1_PORT0 uart:~$ i2c scan I2C_2_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: 20 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: 40 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 5f 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 3 devices found on I2C_2_PORT0 uart:~$ i2c scan I2C_3_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 0 devices found on I2C_3_PORT0 uart:~$ i2c scan I2C_5_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- -- -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 0 devices found on I2C_5_PORT0 uart:~$ i2c scan I2C_7_PORT0 0 1 2 3 4 5 6 7 8 9 a b c d e f 00: -- -- -- -- -- 09 -- -- -- -- -- -- 10: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 20: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 30: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 40: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 50: 50 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 60: -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 70: -- -- -- -- -- -- -- -- 2 devices found on I2C_7_PORT0 Change-Id: I37c366f4c7708a363404f0d8064d854fd0a14389 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2491439 Commit-Queue: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Yuval Peress <peress@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630133 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* volteer: Switch pinctrl property to pinctrl-0Simon Glass2021-01-151-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | This has been renamed upstream, so fix it here also. BUG=b:171302975 TEST=ZEPHYR_BASE=$HOME/chromiumos/src/third_party/zephyr/main/v2.4 With all the cherry-picks applied to $ZEPHYR_BASE In ~/chromiumos/src/platform/zephyr-chrome : ./clean_build.sh \ ~/chromiumos/src/platform/zephyr-chrome/projects/experimental/volteer See that it now builds without error Cq-Depend: chromium:2495673 Change-Id: Id7cca7ca56f720dd6b46d31b67d41e0fecf61e6c Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2495007 Reviewed-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Commit-Queue: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630132 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* Add unit tests for system shimYuval Peress2021-01-151-0/+16
| | | | | | | | | | | | | | | | BUG=b:167392037 TEST=New unit tests and built for volteer Cq-Depend: chromium:2491430 Change-Id: I73bb5299ae3f467bd5d35679083264d842342731 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2491388 Commit-Queue: Yuval Peress <peress@chromium.org> Tested-by: Yuval Peress <peress@chromium.org> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630131 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* Rename CONFIG_CHROME_EC* to CONFIG_CROS_ECYuval Peress2021-01-151-2/+2
| | | | | | | | | | | | | | | | | | | | Discussed in previous revisions to rename _CHROME_ to _CROS_ to avoid overloading 'chrome' which generally references the browser. BUG=none TEST=built Change-Id: If2c407e2a27523076832358b81191c9b32f87369 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2470300 Tested-by: Yuval Peress <peress@chromium.org> Commit-Queue: Yuval Peress <peress@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630130 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* volteer: add a few named gpiosJett Rink2021-01-154-0/+63
| | | | | | | | | | | | | | | | | | | | Adding gpios to the named_gpios node in device tree will make them accessible as enum gpio_signal values for gpio_get and gpio_set calls in platform/ec calls. BUG=b:169935802 TEST=verified that gpioget and gpioset command work on volteer Change-Id: I0086b2ed543c6a382fa6234e716a36e616261b4c Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2488502 Tested-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Yuval Peress <peress@chromium.org> Commit-Queue: Jett Rink <jettrink@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630129 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* volteer: build volteer as Chrome applicationJett Rink2021-01-152-0/+2
| | | | | | | | | | | | | | | | | | BUG=b:169935794 TEST=flash on volteer proto2 and verify that gettime console command is present (although there is an issue with the printk statements, see https://github.com/zephyrproject-rtos/zephyr/pull/28882 for a fix) Cq-Depend: chromium:2446028 Change-Id: Ie12a2bcdf98e81be3887ac5f4d2e0dd0551c12d8 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2447010 Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Tested-by: Jett Rink <jettrink@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630128 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* volteer: initial project for volteerJett Rink2021-01-159-0/+136
| | | | | | | | | | | | | | | | | | | This prints hello world. Make sure to flash zephyr_volteer.bin instead of zephyr.bin to the device with flash_ec script. BUG=b:169182500 TEST=flash zephyr_volteer.bin with flash_ec using servo micro and view UART output on EC console. Change-Id: I5094cd06824d29a7abc5526e9dbc921253854f40 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/zephyr-chrome/+/2427408 Commit-Queue: Jett Rink <jettrink@chromium.org> Tested-by: Jett Rink <jettrink@chromium.org> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2630127 Tested-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Commit-Queue: Jack Rosenthal <jrosenth@chromium.org>
* sasuke : modify battery informationYongBeum.Ha2021-01-152-22/+32
| | | | | | | | | | | | | | modify battery information for sasuke BUG=b:175078396 BRANCH=None TEST=make BOARD=sasuke Signed-off-by: YongBeum.Ha <ybha@samsung.corp-partner.google.com> Change-Id: I9b4c74508c715b7327ef212a2c8f5173cbab57d8 Signed-off-by: YongBeum.Ha <ybha@samsung.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2578232 Reviewed-by: Diana Z <dzigterman@chromium.org>
* adlrvp:Split the ADLRVP board filesPoornima Tom2021-01-157-425/+481
| | | | | | | | | | | | | | | | | | Common ADL RVP configuration and ITE8xx EC controller specific configuration are placed separately in two different files. This will help in easier porting of board files for different EC vendors who use MECC connector. BRANCH=none BUG=none TEST=ADLRVP-P & ADLRVP-M with ITE EC boot to OS. Signed-off-by: Poornima Tom <poornima.tom@intel.com> Change-Id: I6ec9aa216aeb3d552d355f31d6ec4361345c85ee Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626805 Reviewed-by: Vijay P Hiremath <vijay.p.hiremath@intel.com> Reviewed-by: caveh jalali <caveh@chromium.org> Commit-Queue: caveh jalali <caveh@chromium.org>
* guybrush: AND PG_LPDDR4X_S3 and PG_GROUPC_S0 signalsRob Barnes2021-01-153-2/+13
| | | | | | | | | | | | | | | Latest schematic removes discrete AND gate and moves logic to EC. PG_LPDDR4X_S3 and PG_GROUPC_S0 are anded to drive EN_PWR_PCORE_S0. BUG=b:177071076 BRANCH=None TEST=None Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: Ic4e50015b495faad4a23e09faa5cd520eb158fe4 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618386 Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* Delbin: undef CONFIG_SYSTEM_UNLOCKEDZhuohao Lee2021-01-151-1/+1
| | | | | | | | | | | | | | | We're going to qualify the firmware. So, undef CONFIG_SYSTEM_UNLOCKED. BUG=b:174960831 BRANCH=firmware-volteer-13672.B TEST=make BOARD=delbin check the .config Change-Id: I2fbe0076ecf9bfc894b7da1ee449f7d6142e5c0c Signed-off-by: Zhuohao Lee <zhuohao@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2627540 Commit-Queue: YH Lin <yueherngl@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org>
* morphius: update gpio settingZick Wei2021-01-151-1/+1
| | | | | | | | | | | | | | | This CL update gpio fan_id internal pull high. BUG=b:177479429 BRANCH=zork TEST=make sure EC read fan id as intended. Signed-off-by: Zick Wei <zick.wei@quanta.corp-partner.google.com> Change-Id: I0c97f279e1f24543f4ce804409fdedf1fe0ec074 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2607210 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Edward Hill <ecgh@chromium.org> Commit-Queue: Edward Hill <ecgh@chromium.org>
* SYV682x: Improve Sink OCP HandlingEric Herrmann2021-01-141-35/+85
| | | | | | | | | | | | | | | | | | | | | | | | Previously the sink OCP was calling the source OCP handler, which is incorrect. Remove that, and replace it with equivalent messages and retries in the driver. Since TSD was previously treated the same as OCP, split that into its own message. There is no PD significance to a sink OCP, so just re-enable the sink path 2 times. The 3rd time disables the sink path and requires a device reconnect. This will make us more robust to non-compliant sources. BUG=b:175444003 TEST=Short PPVAR_VBUS_IN to GND with a 2 ohm resistor on Voxel while charging at 15V. See that OCP is reported 3 times, then disabled. On unplug/replug, make sure it begins sinking again. TEST=make buildall BRANCH=None Signed-off-by: Eric Herrmann <eherrmann@chromium.org> Change-Id: Id5eb04819f1e9e2001e3e68283da09a812faeff3 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2612008 Reviewed-by: Abe Levkoy <alevkoy@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org>
* gl3590: Add API for per-port power managementJan Dabros2021-01-142-0/+31
| | | | | | | | | | | | | | | | | GL3590 USB3.0 hub has support for enabling/disabling power to its downstream facing ports via I2C interface. New API allows to enable or disable bunch of ports at a time in order to limit number of issued I2C transactions. BUG=b:177295270 BRANCH=main TEST=With consecutive patch applied, one may verify new API with usage of `gl3590` command on servo_v4p1 and enabling/disabling ports. Signed-off-by: Jan Dabros <jsd@semihalf.com> Change-Id: I979fb2034e176f1603407be5ba46a528a14ec53c Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2624470 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* servo_v4p1: Add driver for power managementJan Dabros2021-01-148-0/+170
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Depending on the power source and loads, the servo_v4p1 may have insufficient wattage available. New driver gathers information about available inputs, monitors power consumed and sets alert when a threshold is crossed. For servo_v4p1 there are two main power sources - host USBC port and servo charger port. Host connection operates on 5V and may allow up to 500mA(USB2.0), 900mA(USB3.0), 1500mA(BC1.2 or USB-C) or 3000mA(USB-C). Servo charger port currently offers only standard USB-C wattage - 1500mA/5V or 3000mA/5V. There is a possibility that in future PD will be enabled on this port, thus enabling higher wattages. Algorithm queries host connection capabilities (including BC1.2) and servo charger port connection settings, with charger port being always a primary selection. INAXX chip is used to monitor level of consumed power and notification is send to the user, when threshold is reached. In future servod should be used as a channel for alerts notification. BUG=b:144776402 BRANCH=master TEST=Test various connections for input power to servo_v4p1 - USB2.0 host/cable, USB3.0, BC1.2 enabled/disabled, servo charger with different Rp/Rd settings, also hot plugging servo charger. Provide different loads to servo - pendrives, DUT connection and DisplayPort. Monitor power used by servo and loads (either by external power meter or compile-in INA_CMD). When threshold is reached, one should see "System full power threshold exceeded" on the servo console. Default threshold is set to 90% of power. For example on USB2.0 connection (500mA at max) and assuming 5V is provided to VCC rail, warning should appear when drawing 500mA * 9/10 = 450m. Keep in mind though that actual alert is configured on power over limit mode (not current), thus there may be some differences when there is no ideal 5V on a tested connection. Signed-off-by: Jan Dabros <jsd@semihalf.com> Change-Id: I1099192fa7475b51922e9dcb272f812d1547f311 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2592495 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* gl3590: Add method for querying UFP connection power capabilitiesJan Dabros2021-01-143-5/+105
| | | | | | | | | | | | | | | | | | GL3590's registers allow to gather information about host connection, e.g. available power. This may be used by platforms which are powered by hub's UFP. Add missing license headers. BUG=b:144776402 BRANCH=main TEST=With consecutive patch applied, verify that available input power reported by servo_v4p1 is correct. Signed-off-by: Jan Dabros <jsd@semihalf.com> Change-Id: I6a9881fe844b293800653f141c418257c6ebc4e5 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2606237 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* chip/mt8192_scp: add memory barrierTzung-Bi Shih2021-01-142-0/+2
| | | | | | | | | | | | | | | | | | | | | Writing to SCP SYS (e.g. SCP_GIPC_IN_CLR) is asynchronous and is slower than writing to CSR (e.g. CSR_VIC_MIEMS). There is a race condition if writing to MIEMS before acknowledging to interrupt sources. GVIC will re-latche interrupts wrongly. Adds memory barrier between them. The issue is exposed when enabling LTO because task_clear_pending_irq() will be inlined. BRANCH=none BUG=b:176959740 BUG=b:177289443 TEST=make BOARD=asurada_scp Signed-off-by: Tzung-Bi Shih <tzungbi@chromium.org> Change-Id: I5cbf94d3db08c051f360e927b52514041dba769d Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2624369 Reviewed-by: Eric Yilun Lin <yllin@chromium.org>
* core/riscv-rv32i: correct inline assembly constraint modifierTzung-Bi Shih2021-01-141-1/+1
| | | | | | | | | | | | | | | | | | | To make compiler translate the inline assembly well, use '&' modifier to tell compiler that the `locked' variable is written before the instruction is finished using the input operands[1]. [1]: https://gcc.gnu.org/onlinedocs/gcc/Modifiers.html#Modifiers BRANCH=none BUG=b:176959740 BUG=b:177287581 TEST=make BOARD=asurada_scp Signed-off-by: Tzung-Bi Shih <tzungbi@chromium.org> Change-Id: I3f6e5741afeaf98bf8f8e736c6d8db58daac6a17 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2623869 Reviewed-by: Dino Li <Dino.Li@ite.com.tw> Reviewed-by: Eric Yilun Lin <yllin@chromium.org>
* Revert "asurada_scp: disable LTO"Tzung-Bi Shih2021-01-141-0/+1
| | | | | | | | | | | | | | | | | Re-enables LTO. This reverts commit 57d3da117f3bcf9b584fd2096b9fb672c04a6e5d. BRANCH=none BUG=b:176959740 TEST=make BOARD=asurada_scp Cq-Depend: chromium:2624369 Change-Id: I16622d15a701e046fbb16bc98a3bcec9da7a11bf Signed-off-by: Tzung-Bi Shih <tzungbi@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2623314 Reviewed-by: Eric Yilun Lin <yllin@chromium.org> Reviewed-by: Ting Shen <phoenixshen@chromium.org>
* TCPMv2: Process DPMs before discoveryDiana Z2021-01-143-79/+55
| | | | | | | | | | | | | | | | | | | | | | Some devices may reply to discovery differently if they're not yet being offered sufficient current. Process DPM requests before running discovery in order to get these devices into the best state for discovery probing. This also moves the cable soft reset DPM request up to the common DPM request function. Otherwise, it will be considered an unhandled request and dropped before attempting discovery. BRANCH=volteer BUG=b:177303467,b:177001425 TEST=verify we can reliably receive DiscoverSVIDs ACK from LaCie SSD Signed-off-by: Diana Z <dzigterman@chromium.org> Change-Id: I0917476c2aeb0cb9551edde3df14ddd1fd47fcab Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2627805 Tested-by: Utkarsh H Patel <utkarsh.h.patel@intel.com> Reviewed-by: Abe Levkoy <alevkoy@chromium.org> Reviewed-by: Keith Short <keithshort@chromium.org>
* juniper: Add base accel/gyro config for icm-428xxDavid Huang2021-01-143-4/+107
| | | | | | | | | | | | | Add icm-426xx config for new second source base accel/gyro. BUG=b:175362114 BRANCH=main TEST=Check ectool motionsense and get x,y,z data. Change-Id: Iaac816b5a9e4bda20e9fd95228b244d0db27ee29 Signed-off-by: David Huang <david.huang@quanta.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2623870 Reviewed-by: Ting Shen <phoenixshen@chromium.org>
* zmake: allow overriding default log level for file descriptorYuval Peress2021-01-143-4/+66
| | | | | | | | | | | | | | | | | | | | This change allows users of the multiproc logging functionality to override the log level used for a given file descriptor. This is particularly useful when addressing an issue with ninja builds that print everything to stdout (including errors). BRANCH=none BUG=b:176364631 TEST=introduce a bug then run zmake build $BUILD_DIR, observe most output is suppressed, but after the error takes place, all logging is made to CRITICAL. TEST=add unit test Signed-off-by: Yuval Peress <peress@chromium.org> Change-Id: I1dba8a06f0dfebe91e49829dbb8d91f1b71f58f5 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2625550 Reviewed-by: Jack Rosenthal <jrosenth@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org>
* USB-PD: filter duplicated SVIDEric Yilun Lin2021-01-141-4/+24
| | | | | | | | | | | | | | | | | | | We have seen some peripherals may broadcast duplicated SVID, and this might cause the SM in a weird state in that the SVID disocvering traverses sequentially by pd_get_next_mode(), and this cause the SM discovering SVID modes over and over again. We filter out the duplicated SVID to prevent such scenario. BUG=b:177285652 TEST=Plug adapter ADLX65YCC3A, and ensure no repeated discover_mode for NAKed SVIDs. BRANCH=none Change-Id: I68811be039e214c5045fb71bb7025bcc6226a051 Signed-off-by: Eric Yilun Lin <yllin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626795 Reviewed-by: Diana Z <dzigterman@chromium.org>
* copano: Update LED behavior functionJacky Wang2021-01-141-2/+2
| | | | | | | | | | | | | | | Update LED behavior by Marketing spec. Modify DC mode S3 LED behavior to blinking white LED 1s on / 3s off. BUG=b:176434090 BRANCH=firmware-volteer-13672.B TEST=make BOARD=copano Signed-off-by: Jacky Wang <jacky5_wang@pegatron.corp-partner.google.com> Change-Id: I180e4896a503e39d681c7762a4fb2b317b16b1a1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626788 Reviewed-by: Michael5 Chen <michael5_chen1@pegatron.corp-partner.google.com> Reviewed-by: Keith Short <keithshort@chromium.org>
* asurada: lower hook priority for update_rotation_matrixYilin Yang2021-01-141-2/+2
| | | | | | | | | | | | | | | | | | | | If we don't lower the priority, it may get the wrong board id. Then it won't update the rotation matrix. 1. priority 1: update board id value 2. priority 2: update rotation matrix BUG=b:177384512 TEST=DUT can pass all sensor related tests in factory toolkit BRANCH=none Signed-off-by: kerker <kerker@chromium.org> Change-Id: Ie11f084375de6ec9f30c093051d48773931c32e1 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626804 Reviewed-by: Ting Shen <phoenixshen@chromium.org> Commit-Queue: Yilin Yang (kerker) <kerker@chromium.org> Tested-by: Yilin Yang (kerker) <kerker@chromium.org>
* sasuke: Enable USB-A VbusYongBeum.Ha2021-01-143-2/+16
| | | | | | | | | | | | | | | | CONFIG_USB_PORT_POWER_SMART for enabling/disabling charging from USB-A ports. BUG=b:172104731, b:172309597 BRANCH=dedede TEST=make BOARD=sasuke and make sure USB-A port works. Signed-off-by: YongBeum.Ha <ybha@samsung.corp-partner.google.com> Change-Id: I291a642ad5f3dbd9abb80b615f4dc6e02d73685a Signed-off-by: YongBeum.Ha <ybha@samsung.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2612224 Reviewed-by: Diana Z <dzigterman@chromium.org>
* bb_retimer: Update read and write sequenceDivya Sasidharan2021-01-141-30/+52
| | | | | | | | | | | | | | | | | | | | | | | | | | | | In the case of I2C failures on reading or writing to the BB retimer, sleep and resend same I2C message. The CL resends the I2C read/write message 3 times before giving up. The nvm exclusive access was to wait for RESET_N to deassert, but since the RESET_N lines are deasserted at same time this is handled in SPI flash HW logic we no longer require it. Also the mutex was introduced to reduce the delay from 40ms to 20ms, but since the delay is after the RESET_N lines, it is redundant as well. BUG=b:174240235 BRANCH=None TEST=1. Tested with TBT dock, enumeration on both the ports are fine and swapping between ports also works fine. 2. Tested the following: Hot plug TBT dock -> Enter S0ix -> Disconnect the dock -> Connect USB pen drive - Pen drive enumerates fine on both the ports. Change-Id: I6cf2a49af6c1ab463821448df92d9f9a8ca5041e Signed-off-by: Divya Sasidharan <divya.s.sasidharan@intel.com> Signed-off-by: Ayushee Shah <ayushee.shah@intel.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2594438 Reviewed-by: Tanu Malhotra <tanu.malhotra@intel.com> Reviewed-by: Keith Short <keithshort@chromium.org>
* raa489000: Add support for linear chargeAseda Aboagye2021-01-141-0/+70
| | | | | | | | | | | | | | | | | | | | | | | | This commit adds support to enable linear charging of the battery. This leverages the Dynamic Voltage Compensation (DVC) mode of the RAA489000. It allows the BFET to be finely controlled to regulate the precharge current entering the battery pack when charging via the sub board. BUG=b:173530987 BRANCH=dedede TEST=Build and flash magolor. Deplete battery to 0% such that the DFET is disabled. Plug in a charger on the sub board, verify that DUT is able to revive battery pack and charge the battery at its desired precharge current rate. TEST=Cutoff battery, plug in charger on sub board, verify that battery is able to be revived and charged. Signed-off-by: Aseda Aboagye <aaboagye@google.com> Change-Id: I364f1014ec00e877fd7f2dfd30ebb0032fd88ffc Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626205 Tested-by: Aseda Aboagye <aaboagye@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* guybrush: Ingest latest schematic changesRob Barnes2021-01-142-9/+10
| | | | | | | | | | | | | | | Swap ACOK_OD and EC_PWR_BTN_ODL. Rename S5_PWROK, S0_PWROK_OD, PG_LPDDR4X_S3, and PCORE_EN_R. BUG=None BRANCH=None TEST=Build Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: I5498c5198a5ff981ca5f6fcd0df519f48368e5e7 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618385 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org>
* guybrush: implement board_overcurrent_eventRob Barnes2021-01-141-0/+13
| | | | | | | | | | | | | | Alert SOC for USB overcurrent event. BUG=None BRANCH=None TEST=Build Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: I6be30a3e717e3fb469ae1b6c4f6a75a55c52182f Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618384 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org>
* guybrush: Enable tcpc interruptsRob Barnes2021-01-141-0/+20
| | | | | | | | | | | | | | Enable TCPC interrupts after i2c. BUG=None BRANCH=None TEST=Build Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: I57cae426be7562c0eac01ab712a017f937313e72 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618383 Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* zephyr: zmake: add platform/ec/zephyr to DTS_ROOTJack Rosenthal2021-01-131-1/+6
| | | | | | | | | | | | | | This allows us to put a dts directory and include directory in platform/ec/zephyr for DTS preprocessing. BUG=b:177003034 BRANCH=none TEST=follow-up CLs Signed-off-by: Jack Rosenthal <jrosenth@chromium.org> Change-Id: I8999387cf948514d723f3dd8e876cabcd6bb6161 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2627955 Reviewed-by: Simon Glass <sjg@chromium.org>
* Coachz: board rev 2+ changed the TCPC part from PS8805 to PS8755gaochao2021-01-132-0/+11
| | | | | | | | | | | | | | | | | EC firmware picks the correct driver based on the board ID BRANCH=Trogdor BUG=b:172952070 TEST=make BOARD=coachz -j flash ec and check TYPE-C base function Signed-off-by: gaochao <gaochao@huaqin.corp-partner.google.com> Change-Id: Iefedb6cfcff99f406bd1bb1e136433a1e4cd28d8 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2540068 Reviewed-by: Gang He <hegang5@huaqin.corp-partner.google.com> Reviewed-by: Wai-Hong Tam <waihong@google.com> Tested-by: Gang He <hegang5@huaqin.corp-partner.google.com> Commit-Queue: Wai-Hong Tam <waihong@google.com>
* SM5803: Only enable automatic fast charge with connected batteryDiana Z2021-01-131-1/+31
| | | | | | | | | | | | | | | | | | Refrain from enabling automatic fast charge until battery is not disconnected. Automatic fast charge may cause the board to brown out when no battery is connected and a heavy load or transient load happens. BRANCH=Dedede BUG=b:175074427 TEST=on lantis and drawcia, verify: - battery can come out of cutoff on MB port - board can boot with no battery on MB port Signed-off-by: Diana Z <dzigterman@chromium.org> Change-Id: I71b23b926bd319d4d9c87143395d9f33c173d442 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2601238 Tested-by: Tommy Chung <tommy.chung@quanta.corp-partner.google.com> Reviewed-by: Aseda Aboagye <aaboagye@chromium.org>
* board/genesis: Backport LTC4291 power-over-ethernet changes fromNeill Corlett2021-01-135-3/+273
| | | | | | | | | | | | | board/endeavour BUG=b:173566309 TEST=Connected a PoE device to my EVT1; tried pse # on/off commands Change-Id: I1f6a28d96c987787b1d5b21cdfe530c287cd6881 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2624928 Tested-by: Neill Corlett <corlett@google.com> Commit-Queue: Neill Corlett <corlett@google.com> Reviewed-by: Matthew Ziegelbaum <ziegs@chromium.org>
* metaknight: Ignore 5V GPIO remapAseda Aboagye2021-01-131-14/+19
| | | | | | | | | | | | | | | | | | | | Early versions of waddledoo had to have their 5V GPIO remapped between versions. As variants of waddledoo are created, they end up copying the same code which is not applicable to their board. This commit restricts the remap to the waddledoo board only. BUG=None BRANCH=dedede TEST=`make -j BOARD=metaknight` Signed-off-by: Aseda Aboagye <aaboagye@google.com> Change-Id: Id4903ea492753666725fbc03cc24eab2b9017150 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2625796 Tested-by: Aseda Aboagye <aaboagye@chromium.org> Auto-Submit: Aseda Aboagye <aaboagye@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* magolor: Ignore 5V GPIO remapAseda Aboagye2021-01-131-14/+19
| | | | | | | | | | | | | | | | | | | | Early versions of waddledoo had to have their 5V GPIO remapped between versions. As variants of waddledoo are created, they end up copying the same code which is not applicable to their board. This commit restricts the remap to the waddledoo board only. BUG=None BRANCH=dedede TEST=`make -j BOARD=magolor` Signed-off-by: Aseda Aboagye <aaboagye@google.com> Change-Id: Ie9e88f89fc1ea1ef8869c8ff8788fd7d9f85ca84 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2625795 Tested-by: Aseda Aboagye <aaboagye@chromium.org> Auto-Submit: Aseda Aboagye <aaboagye@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Diana Z <dzigterman@chromium.org>
* ps8815: delete CONFIG_USB_PD_TCPM_PS8815_FORCE_DIDKeith Short2021-01-134-53/+0
| | | | | | | | | | | | | | | | Delete config option CONFIG_USB_PD_TCPM_PS8815_FORCE_DID as it is no longer required. All PS8815 devices ship with firmware version 0xE or later. The BCD Device identifier was fixed in PS8815 A1 revision 7 firmware. BUG=b:159289062, b:177251013 BRANCH=none TEST=make buildall Signed-off-by: Keith Short <keithshort@chromium.org> Change-Id: I604ab00b92931425f197a00c53109d7b072f45a4 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2625800 Reviewed-by: caveh jalali <caveh@chromium.org>
* board/genesis: Totally remove CONFIG_CHARGE_MANAGER andNeill Corlett2021-01-137-563/+7
| | | | | | | | | | | | | | CONFIG_USB_POWER_DELIVERY. Hardcode extpower_is_present() to 1 as the barrel jack is the only means of powering the board. BUG=b:173566595 TEST=Flashed to my Endeavour-C EVT1; reaches "Starting kernel" Change-Id: Ie456646bae2ca7ff5249d66bf0848fdd08caa6b2 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2624927 Tested-by: Neill Corlett <corlett@google.com> Commit-Queue: Neill Corlett <corlett@google.com> Reviewed-by: Matthew Ziegelbaum <ziegs@chromium.org>
* waddledoo: Add guards for 5V GPIO remapAseda Aboagye2021-01-131-14/+19
| | | | | | | | | | | | | | | | | | | | | Early versions of waddledoo had to have their 5V GPIO remapped between versions. As variants of waddledoo are created, they end up copying the same code which is not applicable to their board. This commit restricts the remap to the waddledoo board only. BUG=None BRANCH=dedede TEST=Copy code to a waddledoo variant, verify that board builds and 5V still works. Signed-off-by: Aseda Aboagye <aaboagye@google.com> Change-Id: I6de5ffc9bf7eb5d35f5778cc2c798519af3b18c9 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2625794 Tested-by: Aseda Aboagye <aaboagye@chromium.org> Auto-Submit: Aseda Aboagye <aaboagye@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* npcx9_evb: add temp sensor supportCaveh Jalali2021-01-132-0/+18
| | | | | | | | | | | | | | | This adds support for the TMP100 temperature sensor on the npcx9 EVB. the EC tmp112 driver supports this chip. BRANCH=none BUG=none TEST=the EC console "temps" command reports 25C. Change-Id: I4bcae5138f3f1712953e990a91fd5e2f8f505369 Signed-off-by: Caveh Jalali <caveh@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2612472 Reviewed-by: CH Lin <chlin56@nuvoton.com> Reviewed-by: Wealian Liao <whliao@nuvoton.corp-partner.google.com>
* drawcia: Check pen detection on initDevin Lu2021-01-131-0/+4
| | | | | | | | | | | | | | | | | The Pen detection is detecting by interrupt. However, it will miss the event on init if stylus already into garage. This patch adds checking pen detection on init. BUG=none BRANCH=firmware-dedede-13606.B-master TEST=On Drawcia, Resume from battery cutoff. Make sure stylus is charging. Signed-off-by: Devin Lu <Devin.Lu@quantatw.com> Change-Id: I2bdc3bf028d466ad1b6e391fdb6ee7ec9d00cb6a Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2626787 Reviewed-by: Aseda Aboagye <aaboagye@chromium.org> Commit-Queue: Aseda Aboagye <aaboagye@chromium.org>
* magolor: add thermal tableBen Chen2021-01-131-2/+15
| | | | | | | | | | | | | | | Add setup_thermal for setting thermal table BUG=b:168353037 BRANCH=master TEST=thermal team verify value on AP Change-Id: I933849c6076d6799f633ffb24d440e43ffe1b0fc Signed-off-by: Ben Chen <ben.chen2@quanta.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2623878 Reviewed-by: Diana Z <dzigterman@chromium.org> Commit-Queue: Henry Sun <henrysun@google.com> Tested-by: Henry Sun <henrysun@google.com>
* guybrush: Set ac prochot currentRob Barnes2021-01-132-0/+9
| | | | | | | | | | | | | | Set ac prochot register on init. BUG=None BRANCH=None TEST=build Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: I50e3d38f037b385b844723a5312cfa13f0f4c917 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2618382 Reviewed-by: Denis Brockus <dbrockus@chromium.org> Reviewed-by: Diana Z <dzigterman@chromium.org>
* guybrush: implement baseboard_chipset_suspend/resumeRob Barnes2021-01-131-0/+18
| | | | | | | | | | | | | Turn off backlights at suspend and turn on at resume. BUG=None BRANCH=None TEST=Build Signed-off-by: Rob Barnes <robbarnes@google.com> Change-Id: I3a8b000395c30538b9d6e7183b6bdf5016995869 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2613733 Reviewed-by: Denis Brockus <dbrockus@chromium.org>