diff options
author | Aseda Aboagye <aaboagye@google.com> | 2017-07-07 15:28:52 -0700 |
---|---|---|
committer | chrome-bot <chrome-bot@chromium.org> | 2017-07-11 13:13:03 -0700 |
commit | 7903342436bfef4941b20a3c839f14b5398b9119 (patch) | |
tree | a216e4418dc3607c5a49e205436a189da0fbed39 /power/cannonlake.h | |
parent | 143d175d633a7c7bcbea0b18e8f594dba8342569 (diff) | |
download | chrome-ec-7903342436bfef4941b20a3c839f14b5398b9119.tar.gz |
power: Add Cannonlake chipset support.
BUG=b:63508740
BRANCH=None
TEST=`make -j buildall`
Change-Id: I66e0e229c61c85af8f1f1c263e107e9990399e6a
Signed-off-by: Aseda Aboagye <aaboagye@google.com>
Reviewed-on: https://chromium-review.googlesource.com/564798
Commit-Ready: Aseda Aboagye <aaboagye@chromium.org>
Tested-by: Aseda Aboagye <aaboagye@chromium.org>
Reviewed-by: Randall Spangler <rspangler@chromium.org>
Diffstat (limited to 'power/cannonlake.h')
-rw-r--r-- | power/cannonlake.h | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/power/cannonlake.h b/power/cannonlake.h new file mode 100644 index 0000000000..da67c7cbb8 --- /dev/null +++ b/power/cannonlake.h @@ -0,0 +1,30 @@ +/* Copyright 2017 The Chromium OS Authors. All rights reserved. + * Use of this source code is governed by a BSD-style license that can be + * found in the LICENSE file. + */ + +/* Cannonlake chipset power control module for Chrome EC */ + +#ifndef __CROS_EC_CANNONLAKE_H +#define __CROS_EC_CANNONLAKE_H + +/* Input state flags. */ +#define IN_PCH_SLP_S3_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_S3_DEASSERTED) +#define IN_PCH_SLP_S4_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_S4_DEASSERTED) +#define IN_PCH_SLP_SUS_DEASSERTED POWER_SIGNAL_MASK(X86_SLP_SUS_DEASSERTED) + +#define IN_ALL_PM_SLP_DEASSERTED (IN_PCH_SLP_S3_DEASSERTED | \ + IN_PCH_SLP_S4_DEASSERTED | \ + IN_PCH_SLP_SUS_DEASSERTED) + +/* TODO(aaboagye): Should this be PMIC_DPWROK ? */ +#define IN_PGOOD_ALL_CORE 0 + +#define IN_ALL_S0 (IN_PGOOD_ALL_CORE | IN_ALL_PM_SLP_DEASSERTED) + +#define CHIPSET_G3S5_POWERUP_SIGNAL IN_PCH_SLP_SUS_DEASSERTED + +#define CHARGER_INITIALIZED_DELAY_MS 100 +#define CHARGER_INITIALIZED_TRIES 40 + +#endif /* __CROS_EC_CANNONLAKE_H */ |