summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorDaisuke Nojiri <dnojiri@chromium.org>2018-02-07 19:37:52 -0800
committerchrome-bot <chrome-bot@chromium.org>2018-02-08 12:58:20 -0800
commitd54cdec85b61f27f13bb6c089b5bd3fd05f014f2 (patch)
treedbecc0288720180c91b1a6efa4f35e31dca8b112 /include
parentbbb707727d8586109b9cc9235a234de177652b1f (diff)
downloadchrome-ec-d54cdec85b61f27f13bb6c089b5bd3fd05f014f2.tar.gz
Fizz: Execute PMIC reset before vboot_main
When AP requests cold reboot, currently EC does not perform PMIC reset because chipset_handle_reboot is executed only after EC jumps to RW. This causes EC to miss CHIPSET_STARTUP and CHIPSET_RESUME events because power rails do not cycle. This patch will make EC execute PMIC reset to before vboot_main. BUG=b:73093795 BRANCH=none TEST=reboot, reboot ap-off, verify USB ports are powered after transitionining to dev mode. Change-Id: Ic04395d8a4bff45d9fc60601b07c600dfb75d9c0 Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/908094 Reviewed-by: Vincent Palatin <vpalatin@chromium.org>
Diffstat (limited to 'include')
-rw-r--r--include/chipset.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/include/chipset.h b/include/chipset.h
index 5ada8c5c4b..c48eb733b8 100644
--- a/include/chipset.h
+++ b/include/chipset.h
@@ -104,6 +104,7 @@ static inline void chipset_force_shutdown(void) { }
static inline void chipset_reset(int cold_reset) { }
static inline void power_interrupt(enum gpio_signal signal) { }
static inline void chipset_handle_espi_reset_assert(void) { }
+static inline void chipset_handle_reboot(void) { }
#endif /* !HAS_TASK_CHIPSET */
@@ -114,4 +115,8 @@ static inline void chipset_handle_espi_reset_assert(void) { }
*/
int chipset_pltrst_is_valid(void) __attribute__((weak));
+/**
+ * Execute chipset-specific reboot.
+ */
+void chipset_handle_reboot(void);
#endif /* __CROS_EC_CHIPSET_H */