diff options
author | Dave Parker <dparker@chromium.org> | 2012-02-09 13:39:00 -0800 |
---|---|---|
committer | Dave Parker <dparker@chromium.org> | 2012-02-09 13:39:00 -0800 |
commit | 7c01418f9c0a9c9a01bdb25d9c4a5884ec157501 (patch) | |
tree | 224011b767001cad8b095b11424fbe9b5b793442 /core/cortex-m/atomic.h | |
parent | e11243c9a2bf23e94dfe74658c525b14e644854e (diff) | |
parent | e42cd379ded4f31487b863d84db11c8c24e22a76 (diff) | |
download | chrome-ec-7c01418f9c0a9c9a01bdb25d9c4a5884ec157501.tar.gz |
Merge development work from private blizzard.git repo.
BUG=chrome-os-partner:7564
TEST=None
Conflicts:
.gitignore
Diffstat (limited to 'core/cortex-m/atomic.h')
-rw-r--r-- | core/cortex-m/atomic.h | 65 |
1 files changed, 65 insertions, 0 deletions
diff --git a/core/cortex-m/atomic.h b/core/cortex-m/atomic.h new file mode 100644 index 0000000000..a6fff4be08 --- /dev/null +++ b/core/cortex-m/atomic.h @@ -0,0 +1,65 @@ +/* Copyright (c) 2011 The Chromium OS Authors. All rights reserved. + * Use of this source code is governed by a BSD-style license that can be + * found in the LICENSE file. + */ + +/* Atomic operations for ARMv7 */ + +#ifndef __ATOMIC_H +#define __ATOMIC_H + +/** + * Implements atomic arithmetic operations on 32-bit integers. + * + * It used load/store exclusive. + * If you write directly the integer used as an atomic variable, + * you must either clear explicitly the exclusive monitor (using clrex) + * or do it in exception context (which clears the monitor). + */ +#define ATOMIC_OP(asm_op,a,v) do { \ + uint32_t reg0, reg1; \ + \ + __asm__ __volatile__("1: ldrex %0, [%2]\n" \ + #asm_op" %0, %0, %3\n" \ + " strex %1, %0, [%2]\n" \ + " teq %1, #0\n" \ + " bne 1b" \ + : "=&r" (reg0), "=&r" (reg1) \ + : "r" (a), "r" (v) : "cc"); \ +} while (0); + +static inline void atomic_clear(uint32_t *addr, uint32_t bits) +{ + ATOMIC_OP(bic, addr, bits); +} + +static inline void atomic_or(uint32_t *addr, uint32_t bits) +{ + ATOMIC_OP(orr, addr, bits); +} + +static inline void atomic_add(uint32_t *addr, uint32_t value) +{ + ATOMIC_OP(add, addr, value); +} + +static inline void atomic_sub(uint32_t *addr, uint32_t value) +{ + ATOMIC_OP(sub, addr, value); +} + +static inline uint32_t atomic_read_clear(uint32_t *addr) +{ + uint32_t ret, tmp; + + __asm__ __volatile__(" mov %3, #0\n" + "1: ldrex %0, [%2]\n" + " strex %1, %3, [%2]\n" + " teq %1, #0\n" + " bne 1b" + : "=&r" (ret), "=&r" (tmp) + : "r" (addr), "r" (0) : "cc"); + + return ret; +} +#endif /* __ATOMIC_H */ |