diff options
| author | Vincent Palatin <vpalatin@chromium.org> | 2012-05-01 22:23:57 +0000 |
|---|---|---|
| committer | Vincent Palatin <vpalatin@chromium.org> | 2012-05-01 17:13:33 -0700 |
| commit | cab258137b41e63c78d765883019a3b7c1540692 (patch) | |
| tree | b836929a7ac1af6ecc4c9ca0286673b576ec18e9 /chip/stm32/uart.c | |
| parent | a9ceb116c7c047bfb076e1c69bcc0587cd79ac2a (diff) | |
| download | chrome-ec-cab258137b41e63c78d765883019a3b7c1540692.tar.gz | |
introducing chip variant for stm32 family [3/3]
Add STM32F support.
Based on David's changelist.
Signed-off-by: Vincent Palatin <vpalatin@chromium.org>
BUG=chrome-os-partner:9057
TEST=make BOARD=daisy ; make BOARD=adv ; make BOARD=discovery
Change-Id: Ide817d11480f0b56f67deaae3c08bc631f605075
Diffstat (limited to 'chip/stm32/uart.c')
| -rw-r--r-- | chip/stm32/uart.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/chip/stm32/uart.c b/chip/stm32/uart.c index 48532474fe..82460888c9 100644 --- a/chip/stm32/uart.c +++ b/chip/stm32/uart.c @@ -124,6 +124,10 @@ int uart_init(void) STM32_RCC_APB1ENR |= 1 << 17; /* USART2 */ else if (UARTN == 3) STM32_RCC_APB1ENR |= 1 << 18; /* USART3 */ + else if (UARTN == 4) + STM32_RCC_APB1ENR |= 1 << 19; /* USART4 */ + else if (UARTN == 5) + STM32_RCC_APB1ENR |= 1 << 20; /* USART5 */ /* UART enabled, 8 Data bits, oversampling x16, no parity, * RXNE interrupt, TX and RX enabled. |