summaryrefslogtreecommitdiff
path: root/board/reef_mchp/board.c
diff options
context:
space:
mode:
authorscott worley <scott.worley@microchip.corp-partner.google.com>2018-05-10 18:50:55 -0400
committerchrome-bot <chrome-bot@chromium.org>2018-06-14 01:31:51 -0700
commitfe921e8ea12abfaf889e8bdbf60666ce1c870f2b (patch)
tree1f1e8ff9d3bde5ce723157e76e565c7f6f35a2d5 /board/reef_mchp/board.c
parent532f93a432c06fcadf86bc0177dbb3e4c3abebb5 (diff)
downloadchrome-ec-fe921e8ea12abfaf889e8bdbf60666ce1c870f2b.tar.gz
board: Add reef_mchp board.
Create a new board reef_mchp based on production reef board with original EC replaced with MEC1701 on interposer board. BRANCH=none BUG=none TEST=Build and flash into board. Requires CoreBoot and ChromiumOS rebuilt with cros_mec USE flag. Change-Id: Ib93063586ca3b71f98d19c91d974138f880e5fd0 Signed-off-by: scott worley <scott.worley@microchip.corp-partner.google.com> Reviewed-on: https://chromium-review.googlesource.com/1054729 Commit-Ready: ChromeOS CL Exonerator Bot <chromiumos-cl-exonerator@appspot.gserviceaccount.com> Tested-by: Randall Spangler <rspangler@chromium.org> Reviewed-by: Randall Spangler <rspangler@chromium.org>
Diffstat (limited to 'board/reef_mchp/board.c')
-rw-r--r--board/reef_mchp/board.c1232
1 files changed, 1232 insertions, 0 deletions
diff --git a/board/reef_mchp/board.c b/board/reef_mchp/board.c
new file mode 100644
index 0000000000..4efe7dcdb3
--- /dev/null
+++ b/board/reef_mchp/board.c
@@ -0,0 +1,1232 @@
+/* Copyright 2016 The Chromium OS Authors. All rights reserved.
+ * Use of this source code is governed by a BSD-style license that can be
+ * found in the LICENSE file.
+ */
+
+/* Reef board-specific configuration */
+
+#include "adc.h"
+#include "adc_chip.h"
+#include "als.h"
+#include "button.h"
+#include "charge_manager.h"
+#include "charge_ramp.h"
+#include "charge_state.h"
+#include "charger.h"
+#include "chipset.h"
+#include "console.h"
+#include "driver/als_opt3001.h"
+#include "driver/accel_kionix.h"
+#include "driver/accel_kx022.h"
+#include "driver/accelgyro_bmi160.h"
+#include "driver/baro_bmp280.h"
+#include "driver/charger/bd9995x.h"
+#include "driver/tcpm/anx74xx.h"
+#include "driver/tcpm/ps8xxx.h"
+#include "driver/tcpm/tcpci.h"
+#include "driver/tcpm/tcpm.h"
+#include "extpower.h"
+#include "gpio.h"
+#include "hooks.h"
+#include "host_command.h"
+#include "i2c.h"
+#include "keyboard_scan.h"
+#include "lid_angle.h"
+#include "lid_switch.h"
+#include "math_util.h"
+#include "motion_sense.h"
+#include "motion_lid.h"
+#include "power.h"
+#include "power_button.h"
+#include "pwm.h"
+#include "pwm_chip.h"
+#include "lpc_chip.h"
+#include "spi.h"
+#include "spi_chip.h"
+#include "switch.h"
+#include "system.h"
+#include "tablet_mode.h"
+#include "task.h"
+#include "temp_sensor.h"
+#include "tfdp_chip.h"
+#include "thermistor.h"
+#include "timer.h"
+#include "uart.h"
+#include "usb_charge.h"
+#include "usb_mux.h"
+#include "usb_pd.h"
+#include "usb_pd_tcpm.h"
+#include "util.h"
+
+
+#define CPUTS(outstr) cputs(CC_USBCHARGE, outstr)
+#define CPRINTS(format, args...) cprints(CC_USBCHARGE, format, ## args)
+#define CPRINTF(format, args...) cprintf(CC_USBCHARGE, format, ## args)
+
+#define IN_ALL_SYS_PG POWER_SIGNAL_MASK(X86_ALL_SYS_PG)
+#define IN_PGOOD_PP3300 POWER_SIGNAL_MASK(X86_PGOOD_PP3300)
+#define IN_PGOOD_PP5000 POWER_SIGNAL_MASK(X86_PGOOD_PP5000)
+
+#define USB_PD_PORT_ANX74XX 0
+#define USB_PD_PORT_PS8751 1
+
+#ifdef CONFIG_BOARD_PRE_INIT
+/*
+ * reefmchp - requires changing
+ * VTR1 pin domain = 3.3V
+ * VTR2 pin domain = 1.8V
+ * VTR3 pin domain = 3.3V
+ */
+void board_config_pre_init(void)
+{
+ MCHP_EC_GPIO_BANK_PWR = MCHP_EC_GPIO_BANK_PWR_VTR2_18;
+
+#ifdef CONFIG_LOW_POWER_IDLE
+ /* DEBUG - GPIO_0060 becomes 48MHZ_OUT
+ * MEC1701 interposer J47-7
+ */
+ gpio_config_module(MODULE_CHIPSET, 1);
+#endif
+}
+#endif
+
+/*
+ * NOTES: The PD GPIO's are armed for falling edge.
+ * There is a potential race condition in this routine.
+ * ISR calls this routine and it reads state of GPIO pin.
+ * If GPIO is still asserted low, this routine will do nothing.
+ * If this routine samples GPIO after it returns high then it
+ * will wake the PDCMD task.
+ */
+static void tcpc_alert_event(enum gpio_signal signal)
+{
+ if ((signal == GPIO_USB_C0_PD_INT_ODL) &&
+ !gpio_get_level(GPIO_USB_C0_PD_RST_L))
+ return;
+
+ if ((signal == GPIO_USB_C1_PD_INT_ODL) &&
+ !gpio_get_level(GPIO_USB_C1_PD_RST_ODL))
+ return;
+
+#ifdef HAS_TASK_PDCMD
+ /* Exchange status with TCPCs */
+ host_command_pd_send_status(PD_CHARGE_NO_CHANGE);
+#endif
+}
+
+#ifdef CONFIG_USB_PD_TCPC_LOW_POWER
+static void anx74xx_cable_det_handler(void)
+{
+ int cable_det = gpio_get_level(GPIO_USB_C0_CABLE_DET);
+ int reset_n = gpio_get_level(GPIO_USB_C0_PD_RST_L);
+
+ /*
+ * A cable_det low->high transition was detected. If following the
+ * debounce time, cable_det is high, and reset_n is low, then ANX3429 is
+ * currently in standby mode and needs to be woken up. Set the
+ * TCPC_RESET event which will bring the ANX3429 out of standby
+ * mode. Setting this event is gated on reset_n being low because the
+ * ANX3429 will always set cable_det when transitioning to normal mode
+ * and if in normal mode, then there is no need to trigger a tcpc reset.
+ */
+ if (cable_det && !reset_n)
+ task_set_event(TASK_ID_PD_C0, PD_EVENT_TCPC_RESET, 0);
+}
+DECLARE_DEFERRED(anx74xx_cable_det_handler);
+/* from firmware-reef-9042.B */
+DECLARE_HOOK(HOOK_CHIPSET_RESUME, anx74xx_cable_det_handler, HOOK_PRIO_LAST);
+
+void anx74xx_cable_det_interrupt(enum gpio_signal signal)
+{
+ /* debounce for 2 msec */
+ hook_call_deferred(&anx74xx_cable_det_handler_data, (2 * MSEC));
+}
+#endif
+
+/*
+ * enable_input_devices() is called by the tablet_mode ISR, but changes the
+ * state of GPIOs, so its definition must reside after including gpio_list.
+ * Use DECLARE_DEFERRED to generate enable_input_devices_data.
+ */
+static void enable_input_devices(void);
+DECLARE_DEFERRED(enable_input_devices);
+
+#define LID_DEBOUNCE_US (30 * MSEC) /* Debounce time for lid switch */
+void tablet_mode_interrupt(enum gpio_signal signal)
+{
+ hook_call_deferred(&enable_input_devices_data, LID_DEBOUNCE_US);
+}
+
+#include "gpio_list.h"
+
+/* power signal list. Must match order of enum power_signal. */
+const struct power_signal_info power_signal_list[] = {
+#ifdef CONFIG_POWER_S0IX
+ {GPIO_PCH_SLP_S0_L,
+ POWER_SIGNAL_ACTIVE_HIGH | POWER_SIGNAL_DISABLE_AT_BOOT,
+ "SLP_S0_DEASSERTED"},
+#endif
+ {GPIO_RSMRST_L_PGOOD, POWER_SIGNAL_ACTIVE_HIGH,
+ "RSMRST_L"},
+ {GPIO_PCH_SLP_S3_L, POWER_SIGNAL_ACTIVE_HIGH,
+ "SLP_S3_DEASSERTED"},
+ {GPIO_PCH_SLP_S4_L, POWER_SIGNAL_ACTIVE_HIGH,
+ "SLP_S4_DEASSERTED"},
+ {GPIO_SUSPWRNACK, POWER_SIGNAL_ACTIVE_HIGH,
+ "SUSPWRNACK_DEASSERTED"},
+ {GPIO_ALL_SYS_PGOOD, POWER_SIGNAL_ACTIVE_HIGH,
+ "ALL_SYS_PGOOD"},
+ {GPIO_PP3300_PG, POWER_SIGNAL_ACTIVE_HIGH, "PP3300_PG"},
+ {GPIO_PP5000_PG, POWER_SIGNAL_ACTIVE_HIGH, "PP5000_PG"},
+};
+BUILD_ASSERT(ARRAY_SIZE(power_signal_list) == POWER_SIGNAL_COUNT);
+
+/* SPI devices */
+const struct spi_device_t spi_devices[] = {
+ { QMSPI0_PORT, 4, GPIO_QMSPI_CS0},
+#if defined(CONFIG_SPI_ACCEL_PORT)
+ { GPSPI0_PORT, 2, GPIO_SPI0_CS0 },
+#endif
+};
+const unsigned int spi_devices_used = ARRAY_SIZE(spi_devices);
+
+/* ADC channels */
+/* chip/mchp defined adc_t
+ * name, factor_mul, factor_div, shift, channel
+ * Signals routed through interposer to MEC17xx ADC channels.
+ */
+const struct adc_t adc_channels[] = {
+ /* Vref = 3.000V, 10-bit unsigned reading */
+ [ADC_TEMP_SENSOR_CHARGER] = {
+ "CHARGER", 3000, 1024, 0, 0
+ },
+ [ADC_TEMP_SENSOR_AMB] = {
+ "AMBIENT", 3000, 1024, 0, 1
+ },
+ [ADC_BOARD_ID] = {
+ "BRD_ID", 3000, 1024, 0, 2
+ },
+};
+BUILD_ASSERT(ARRAY_SIZE(adc_channels) == ADC_CH_COUNT);
+
+/* PWM channels. Must be in the exactly same order as in enum pwm_channel. */
+#ifdef CONFIG_PWM
+const struct pwm_t pwm_channels[] = {
+ /* channel, flags */
+ [PWM_CH_LED_GREEN] = { 4, PWM_CONFIG_DSLEEP },
+ [PWM_CH_LED_RED] = { 5, PWM_CONFIG_DSLEEP },
+};
+BUILD_ASSERT(ARRAY_SIZE(pwm_channels) == PWM_CH_COUNT);
+#endif /* #ifdef CONFIG_PWM */
+
+/*
+ * Using Ports 3, 6, 7 from board.h
+ * Using Ports 0, 2 from board.c
+ * Due to added RC of interposer board temporarily reduce
+ * 400 to 100 kHz.
+ */
+const struct i2c_port_t i2c_ports[] = {
+ {"tcpc0", MCHP_I2C_PORT0, 400,
+ GPIO_EC_I2C_USB_C0_PD_SCL, GPIO_EC_I2C_USB_C0_PD_SDA},
+ {"tcpc1", MCHP_I2C_PORT2, 400,
+ GPIO_EC_I2C_USB_C1_PD_SCL, GPIO_EC_I2C_USB_C1_PD_SDA},
+ {"accelgyro", I2C_PORT_GYRO, 400,
+ GPIO_EC_I2C_GYRO_SCL, GPIO_EC_I2C_GYRO_SDA},
+ {"sensors", MCHP_I2C_PORT7, 400,
+ GPIO_EC_I2C_SENSOR_SCL, GPIO_EC_I2C_SENSOR_SDA},
+ {"batt", MCHP_I2C_PORT3, 100,
+ GPIO_EC_I2C_POWER_SCL, GPIO_EC_I2C_POWER_SDA},
+};
+const unsigned int i2c_ports_used = ARRAY_SIZE(i2c_ports);
+
+/*
+ * Map ports to controller.
+ * Ports may map to the same controller.
+ * Both USB PD ports are mapped to CTRL0.
+ */
+const uint16_t i2c_port_to_ctrl[I2C_PORT_COUNT] = {
+ (MCHP_I2C_CTRL0 << 8) + MCHP_I2C_PORT0,
+ (MCHP_I2C_CTRL0 << 8) + MCHP_I2C_PORT2,
+ (MCHP_I2C_CTRL1 << 8) + I2C_PORT_GYRO,
+ (MCHP_I2C_CTRL2 << 8) + MCHP_I2C_PORT3,
+ (MCHP_I2C_CTRL3 << 8) + MCHP_I2C_PORT7,
+};
+
+/*
+ * Used by chip level I2C controller initialization.
+ * Board level can specify two unused I2C addresses
+ * for each controller. Current chip level disables
+ * controller response to address 0(general call).
+ */
+const uint32_t i2c_ctrl_slave_addrs[I2C_CONTROLLER_COUNT] = {
+ 0, 0, 0, 0,
+};
+
+/* Return the two slave addresses the specified
+ * controller will respond to when controller
+ * is acting as a slave.
+ * b[6:0] = b[7:1] of I2C address 1
+ * b[14:8] = b[7:1] of I2C address 2
+ * When not using I2C controllers as slaves we can use
+ * the same value for all controllers. The address should
+ * not be 0x00 as this is the general call address.
+ */
+uint16_t board_i2c_slave_addrs(int controller)
+{
+ int i;
+
+ for (i = 0; i < I2C_CONTROLLER_COUNT; i++)
+ if ((i2c_ctrl_slave_addrs[i] & 0xffff) == controller)
+ return (i2c_ctrl_slave_addrs[i] >> 16);
+
+ return 0; /* general call address */
+}
+
+/*
+ * default to I2C0 because callers may not check
+ * return value if we returned an error code.
+ */
+int board_i2c_p2c(int port)
+{
+ int i;
+
+ for (i = 0; i < I2C_PORT_COUNT; i++)
+ if ((i2c_port_to_ctrl[i] & 0xFF) == port)
+ return (int)(i2c_port_to_ctrl[i] >> 8);
+
+ return -1;
+}
+
+#ifdef CONFIG_CMD_I2C_STRESS_TEST
+struct i2c_stress_test i2c_stress_tests[] = {
+
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_TCPC
+ {
+ .port = MCHP_I2C_PORT0,
+ .addr = 0x50,
+ .i2c_test = &anx74xx_i2c_stress_test_dev,
+ },
+#endif
+
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_TCPC
+ {
+ .port = MCHP_I2C_PORT2,
+ .addr = 0x16,
+ .i2c_test = &ps8xxx_i2c_stress_test_dev,
+ },
+#endif
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_ACCEL
+ {
+ .port = I2C_PORT_GYRO,
+ .addr = BMI160_ADDR0,
+ .i2c_test = &bmi160_i2c_stress_test_dev,
+ },
+#endif
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_ACCEL
+ {
+ .port = I2C_PORT_BARO,
+ .addr = BMP280_I2C_ADDRESS1,
+ .i2c_test = &bmp280_i2c_stress_test_dev,
+ },
+ {
+ .port = I2C_PORT_LID_ACCEL,
+ .addr = KX022_ADDR1,
+ .i2c_test = &kionix_i2c_stress_test_dev,
+ },
+#endif
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_ALS
+ {
+ .port = I2C_PORT_ALS,
+ .addr = OPT3001_I2C_ADDR1,
+ .i2c_test = &opt3001_i2c_stress_test_dev,
+ },
+#endif
+/* MCHP_I2C_PORT3 */
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_BATTERY
+ {
+ .i2c_test = &battery_i2c_stress_test_dev,
+ },
+#endif
+/* MCHP_I2C_PORT3 */
+#ifdef CONFIG_CMD_I2C_STRESS_TEST_CHARGER
+ {
+ .i2c_test = &bd9995x_i2c_stress_test_dev,
+ },
+#endif
+};
+const int i2c_test_dev_used = ARRAY_SIZE(i2c_stress_tests);
+#endif /* CONFIG_CMD_I2C_STRESS_TEST */
+
+const struct tcpc_config_t tcpc_config[CONFIG_USB_PD_PORT_COUNT] = {
+ [USB_PD_PORT_ANX74XX] = {
+ .i2c_host_port = MCHP_I2C_PORT0,
+ .i2c_slave_addr = 0x50,
+ .drv = &anx74xx_tcpm_drv,
+ .pol = TCPC_ALERT_ACTIVE_LOW,
+ },
+ [USB_PD_PORT_PS8751] = {
+ .i2c_host_port = MCHP_I2C_PORT2,
+ .i2c_slave_addr = 0x16,
+ .drv = &ps8xxx_tcpm_drv,
+ .pol = TCPC_ALERT_ACTIVE_LOW,
+ },
+};
+
+uint16_t tcpc_get_alert_status(void)
+{
+ uint16_t status = 0;
+
+ if (!gpio_get_level(GPIO_USB_C0_PD_INT_ODL)) {
+ if (gpio_get_level(GPIO_USB_C0_PD_RST_L))
+ status |= PD_STATUS_TCPC_ALERT_0;
+ }
+
+ if (!gpio_get_level(GPIO_USB_C1_PD_INT_ODL)) {
+ if (gpio_get_level(GPIO_USB_C1_PD_RST_ODL))
+ status |= PD_STATUS_TCPC_ALERT_1;
+ }
+
+ return status;
+}
+
+const enum gpio_signal hibernate_wake_pins[] = {
+ GPIO_AC_PRESENT,
+ GPIO_LID_OPEN,
+ GPIO_POWER_BUTTON_L,
+};
+
+const int hibernate_wake_pins_used = ARRAY_SIZE(hibernate_wake_pins);
+
+/*
+ * PS8751 TCPM DRP low power idle behavour is causing I2C errors.
+ * Upon receiving DRP low power idle command, PS8751 holds SCL and
+ * SDA low for ~480us. It simultaneously releases both pins which is
+ * defined as a bus error condition by I2C spec. No ACK received.
+ * TCPCI spec. states waking any TCPM requires sending any dummy
+ * I2C command which the TCPM will NACK. The I2C master MUST wait
+ * a minimum of 5 ms after the NACK before sending another I2C
+ * command. We observe the PD task and TCPCI state machines do not
+ * follow the TCPCI spec. Sometimes this routine is called to wake
+ * the PS8751 after it has been put into low power idle and sometimes
+ * the PD/TCPCI state machine doesn't call this routine and tries
+ * communicating with PS8751. This results in lots of I2C retries and
+ * results taking up to 10ms before I2C communication with PS8751
+ * is stable. Don't know how to fix this.
+ */
+static int ps8751_tune_mux(const struct usb_mux *mux)
+{
+ int rv;
+
+ /* 0x98 sets lower EQ of DP port (4.5db) */
+ rv = i2c_write8(MCHP_I2C_PORT2, 0x16,
+ PS8XXX_REG_MUX_DP_EQ_CONFIGURATION, 0x98);
+
+ /* TCPCI spec. delay msleep(6); */
+
+ return rv;
+}
+
+/*
+ * USB_PD_PORT_ANX74XX and USB_PD_PORT_PS8751 are zero based indices into
+ * tcpc_config array. The tcpc_config array contains the actual EC I2C
+ * port, device slave address, and a function pointer into the driver code.
+ */
+struct usb_mux usb_muxes[CONFIG_USB_PD_PORT_COUNT] = {
+ [USB_PD_PORT_ANX74XX] = {
+ .port_addr = USB_PD_PORT_ANX74XX,
+ .driver = &anx74xx_tcpm_usb_mux_driver,
+ .hpd_update = &anx74xx_tcpc_update_hpd_status,
+ },
+ [USB_PD_PORT_PS8751] = {
+ .port_addr = USB_PD_PORT_PS8751,
+ .driver = &tcpci_tcpm_usb_mux_driver,
+ .hpd_update = &ps8xxx_tcpc_update_hpd_status,
+ .board_init = &ps8751_tune_mux,
+ }
+};
+
+/* MCHP
+ * New, not in firmware-reef-9042.B
+ */
+const int usb_port_enable[CONFIG_USB_PORT_POWER_SMART_PORT_COUNT] = {
+ GPIO_USB1_ENABLE,
+};
+
+/**
+ * Power on (or off) a single TCPC.
+ * minimum on/off delays are included.
+ *
+ * @param port Port number of TCPC.
+ * @param mode 0: power off, 1: power on.
+ */
+void board_set_tcpc_power_mode(int port, int mode)
+{
+ if (port != USB_PD_PORT_ANX74XX)
+ return;
+
+ switch (mode) {
+ case ANX74XX_NORMAL_MODE:
+ gpio_set_level(GPIO_EN_USB_TCPC_PWR, 1);
+ msleep(ANX74XX_PWR_H_RST_H_DELAY_MS);
+ gpio_set_level(GPIO_USB_C0_PD_RST_L, 1);
+ break;
+ case ANX74XX_STANDBY_MODE:
+ gpio_set_level(GPIO_USB_C0_PD_RST_L, 0);
+ msleep(ANX74XX_RST_L_PWR_L_DELAY_MS);
+ gpio_set_level(GPIO_EN_USB_TCPC_PWR, 0);
+ msleep(ANX74XX_PWR_L_PWR_H_DELAY_MS);
+ break;
+ default:
+ break;
+ }
+}
+
+/**
+ * Reset all system PD/TCPC MCUs -- currently only called from
+ * handle_pending_reboot() in common/power.c just before hard
+ * resetting the system. This logic is likely not needed as the
+ * PP3300_A rail should be dropped on EC reset.
+ */
+void board_reset_pd_mcu(void)
+{
+ /* Assert reset to TCPC1 */
+ gpio_set_level(GPIO_USB_C1_PD_RST_ODL, 0);
+
+ /* Assert reset to TCPC0 (anx3429) */
+ gpio_set_level(GPIO_USB_C0_PD_RST_L, 0);
+ /* TCPC1 (ps8751) requires 1ms reset down assertion */
+ msleep(MAX(1, ANX74XX_RST_L_PWR_L_DELAY_MS));
+
+ /* Deassert reset to TCPC1 */
+ gpio_set_level(GPIO_USB_C1_PD_RST_ODL, 1);
+ /* Disable TCPC0 power */
+ gpio_set_level(GPIO_EN_USB_TCPC_PWR, 0);
+
+ /*
+ * anx3429 requires 10ms reset/power down assertion
+ */
+ msleep(ANX74XX_PWR_L_PWR_H_DELAY_MS);
+ board_set_tcpc_power_mode(USB_PD_PORT_ANX74XX, 1);
+}
+
+void board_tcpc_init(void)
+{
+ int port, reg;
+
+ /* Only reset TCPC if not sysjump */
+ if (!system_jumped_to_this_image())
+ board_reset_pd_mcu();
+
+ /*
+ * TODO: Remove when Reef is updated with PS8751 A3.
+ *
+ * Force PS8751 A2 to wake from low power mode.
+ * If PS8751 remains in low power mode after sysjump,
+ * TCPM_INIT will fail due to not able to access PS8751.
+ *
+ * NOTE: PS8751 A3 will wake on any I2C access.
+ */
+ reg = 0;
+ /* TODO MCHP:
+ * PS8751 is at I2C address 0x16. Original reef using
+ * address 0x10. Is this another attempt at waking PS8751
+ * from DRP low power idle mode?
+ */
+ i2c_read8(MCHP_I2C_PORT2, 0x10, 0xA0, &reg);
+
+ /* Enable TCPC0 interrupt */
+ gpio_enable_interrupt(GPIO_USB_C0_PD_INT_ODL);
+
+ /* Enable TCPC1 interrupt */
+ gpio_enable_interrupt(GPIO_USB_C1_PD_INT_ODL);
+
+#ifdef CONFIG_USB_PD_TCPC_LOW_POWER
+ /* Enable CABLE_DET interrupt for ANX3429 wake from standby */
+ gpio_enable_interrupt(GPIO_USB_C0_CABLE_DET);
+#endif
+ /*
+ * Initialize HPD to low; after sysjump SOC needs to see
+ * HPD pulse to enable video path
+ */
+ for (port = 0; port < CONFIG_USB_PD_PORT_COUNT; port++) {
+ const struct usb_mux *mux = &usb_muxes[port];
+
+ mux->hpd_update(port, 0, 0);
+ }
+}
+DECLARE_HOOK(HOOK_INIT, board_tcpc_init, HOOK_PRIO_INIT_I2C+1);
+
+/*
+ * Data derived from Seinhart-Hart equation in a resistor divider circuit with
+ * Vdd=3300mV, R = 13.7Kohm, and Murata NCP15WB-series thermistor (B = 4050,
+ * T0 = 298.15, nominal resistance (R0) = 47Kohm).
+ */
+#define CHARGER_THERMISTOR_SCALING_FACTOR 13
+static const struct thermistor_data_pair charger_thermistor_data[] = {
+ { 3044 / CHARGER_THERMISTOR_SCALING_FACTOR, 0 },
+ { 2890 / CHARGER_THERMISTOR_SCALING_FACTOR, 10 },
+ { 2680 / CHARGER_THERMISTOR_SCALING_FACTOR, 20 },
+ { 2418 / CHARGER_THERMISTOR_SCALING_FACTOR, 30 },
+ { 2117 / CHARGER_THERMISTOR_SCALING_FACTOR, 40 },
+ { 1800 / CHARGER_THERMISTOR_SCALING_FACTOR, 50 },
+ { 1490 / CHARGER_THERMISTOR_SCALING_FACTOR, 60 },
+ { 1208 / CHARGER_THERMISTOR_SCALING_FACTOR, 70 },
+ { 966 / CHARGER_THERMISTOR_SCALING_FACTOR, 80 },
+ { 860 / CHARGER_THERMISTOR_SCALING_FACTOR, 85 },
+ { 766 / CHARGER_THERMISTOR_SCALING_FACTOR, 90 },
+ { 679 / CHARGER_THERMISTOR_SCALING_FACTOR, 95 },
+ { 603 / CHARGER_THERMISTOR_SCALING_FACTOR, 100 },
+};
+
+static const struct thermistor_info charger_thermistor_info = {
+ .scaling_factor = CHARGER_THERMISTOR_SCALING_FACTOR,
+ .num_pairs = ARRAY_SIZE(charger_thermistor_data),
+ .data = charger_thermistor_data,
+};
+
+int board_get_charger_temp(int idx, int *temp_ptr)
+{
+ int mv = adc_read_channel(MCHP_ADC_CH(0));
+
+ if (mv < 0)
+ return -1;
+
+ *temp_ptr = thermistor_linear_interpolate(mv,
+ &charger_thermistor_info);
+ *temp_ptr = C_TO_K(*temp_ptr);
+ return 0;
+}
+
+/*
+ * Data derived from Seinhart-Hart equation in a resistor divider circuit with
+ * Vdd=3300mV, R = 51.1Kohm, and Murata NCP15WB-series thermistor (B = 4050,
+ * T0 = 298.15, nominal resistance (R0) = 47Kohm).
+ */
+#define AMB_THERMISTOR_SCALING_FACTOR 11
+static const struct thermistor_data_pair amb_thermistor_data[] = {
+ { 2512 / AMB_THERMISTOR_SCALING_FACTOR, 0 },
+ { 2158 / AMB_THERMISTOR_SCALING_FACTOR, 10 },
+ { 1772 / AMB_THERMISTOR_SCALING_FACTOR, 20 },
+ { 1398 / AMB_THERMISTOR_SCALING_FACTOR, 30 },
+ { 1070 / AMB_THERMISTOR_SCALING_FACTOR, 40 },
+ { 803 / AMB_THERMISTOR_SCALING_FACTOR, 50 },
+ { 597 / AMB_THERMISTOR_SCALING_FACTOR, 60 },
+ { 443 / AMB_THERMISTOR_SCALING_FACTOR, 70 },
+ { 329 / AMB_THERMISTOR_SCALING_FACTOR, 80 },
+ { 285 / AMB_THERMISTOR_SCALING_FACTOR, 85 },
+ { 247 / AMB_THERMISTOR_SCALING_FACTOR, 90 },
+ { 214 / AMB_THERMISTOR_SCALING_FACTOR, 95 },
+ { 187 / AMB_THERMISTOR_SCALING_FACTOR, 100 },
+};
+
+static const struct thermistor_info amb_thermistor_info = {
+ .scaling_factor = AMB_THERMISTOR_SCALING_FACTOR,
+ .num_pairs = ARRAY_SIZE(amb_thermistor_data),
+ .data = amb_thermistor_data,
+};
+
+int board_get_ambient_temp(int idx, int *temp_ptr)
+{
+ int mv = adc_read_channel(MCHP_ADC_CH(1));
+
+ if (mv < 0)
+ return -1;
+
+ *temp_ptr = thermistor_linear_interpolate(mv,
+ &amb_thermistor_info);
+ *temp_ptr = C_TO_K(*temp_ptr);
+ return 0;
+}
+
+/*
+ * name, sensor type, read function,
+ * index of sensor passed to read function,
+ * delay from read to taking action
+ */
+const struct temp_sensor_t temp_sensors[] = {
+ /* FIXME(dhendrix): tweak action_delay_sec */
+ {"Battery", TEMP_SENSOR_TYPE_BATTERY, charge_get_battery_temp, 0, 1},
+ {"Ambient", TEMP_SENSOR_TYPE_BOARD, board_get_ambient_temp, 0, 5},
+ {"Charger", TEMP_SENSOR_TYPE_BOARD, board_get_charger_temp, 1, 1},
+};
+BUILD_ASSERT(ARRAY_SIZE(temp_sensors) == TEMP_SENSOR_COUNT);
+
+/* Called by APL power state machine when transitioning from G3 to S5 */
+void chipset_pre_init_callback(void)
+{
+ /*
+ * No need to re-init PMIC since settings are sticky across sysjump.
+ * However, be sure to check that PMIC is already enabled. If it is
+ * then there's no need to re-sequence the PMIC.
+ */
+ if (system_jumped_to_this_image() && gpio_get_level(GPIO_PMIC_EN))
+ return;
+
+ /* Enable PP5000 before PP3300 due to NFC: chrome-os-partner:50807 */
+ gpio_set_level(GPIO_EN_PP5000, 1);
+ while (!gpio_get_level(GPIO_PP5000_PG))
+ ;
+
+ /*
+ * To prevent SLP glitches, PMIC_EN (V5A_EN) should be enabled
+ * at the same time as PP3300 (chrome-os-partner:51323).
+ */
+ /* Enable 3.3V rail */
+ gpio_set_level(GPIO_EN_PP3300, 1);
+ while (!gpio_get_level(GPIO_PP3300_PG))
+ ;
+
+ /* Enable PMIC */
+ gpio_set_level(GPIO_PMIC_EN, 1);
+}
+
+static void board_set_tablet_mode(void)
+{
+ tablet_set_mode(!gpio_get_level(GPIO_TABLET_MODE_L));
+}
+
+/* Initialize board. */
+static void board_init(void)
+{
+ /* Ensure tablet mode is initialized according to the hardware state
+ * so that the cached state reflects reality.
+ */
+ board_set_tablet_mode();
+
+ gpio_enable_interrupt(GPIO_TABLET_MODE_L);
+
+ /* Enable charger interrupts */
+ gpio_enable_interrupt(GPIO_CHARGER_INT_L);
+
+ /* Enable Gyro interrupts */
+ gpio_enable_interrupt(GPIO_BASE_SIXAXIS_INT_L);
+}
+/* PP3300 needs to be enabled before TCPC init hooks */
+DECLARE_HOOK(HOOK_INIT, board_init, HOOK_PRIO_FIRST);
+
+/*
+ * MCHP - new version of this routine.
+ * firmware-reef-9042.B must do port lookup here
+ * before calling bd9995x_is_vbus_provided
+ */
+int pd_snk_is_vbus_provided(int port)
+{
+ if (port != 0 && port != 1)
+ panic("Invalid charge port\n");
+
+ return bd9995x_is_vbus_provided(port);
+}
+
+/**
+ * Set active charge port -- only one port can be active at a time.
+ *
+ * @param charge_port Charge port to enable.
+ *
+ * Returns EC_SUCCESS if charge port is accepted and made active,
+ * EC_ERROR_* otherwise.
+ */
+int board_set_active_charge_port(int charge_port)
+{
+ enum bd9995x_charge_port bd9995x_port;
+ int bd9995x_port_select = 1;
+
+ switch (charge_port) {
+ case USB_PD_PORT_ANX74XX:
+ case USB_PD_PORT_PS8751:
+ /* Don't charge from a source port */
+ if (board_vbus_source_enabled(charge_port))
+ return -1;
+
+ bd9995x_port = charge_port;
+ break;
+ case CHARGE_PORT_NONE:
+ bd9995x_port_select = 0;
+ bd9995x_port = BD9995X_CHARGE_PORT_BOTH;
+
+ /*
+ * To avoid inrush current from the external charger, enable
+ * discharge on AC till the new charger is detected and
+ * charge detect delay has passed.
+ */
+ if (charge_get_percent() > 2)
+ charger_discharge_on_ac(1);
+ break;
+ default:
+ panic("Invalid charge port\n");
+ break;
+ }
+
+ CPRINTS("New chg p%d", charge_port);
+ return bd9995x_select_input_port(bd9995x_port, bd9995x_port_select);
+}
+
+/**
+ * Set the charge limit based upon desired maximum.
+ *
+ * @param port Port number.
+ * @param supplier Charge supplier type.
+ * @param charge_ma Desired charge limit (mA).
+ * @param charge_mv Negotiated charge voltage (mV).
+ */
+void board_set_charge_limit(int port, int supplier, int charge_ma,
+ int max_ma, int charge_mv)
+{
+ /* Enable charging trigger by BC1.2 detection */
+ int bc12_enable = (supplier == CHARGE_SUPPLIER_BC12_CDP ||
+ supplier == CHARGE_SUPPLIER_BC12_DCP ||
+ supplier == CHARGE_SUPPLIER_BC12_SDP ||
+ supplier == CHARGE_SUPPLIER_OTHER);
+
+ if (bd9995x_bc12_enable_charging(port, bc12_enable))
+ return;
+
+ charge_ma = (charge_ma * 95) / 100;
+ charge_set_input_current_limit(MAX(charge_ma,
+ CONFIG_CHARGER_INPUT_CURRENT), charge_mv);
+}
+
+/*
+ * MCHP next two functions from production firmware-reef-9042.B
+ * Have changes to USB PD common and TCPCI driver code deprecated
+ * these functions?
+ */
+/**
+ * Return whether ramping is allowed for given supplier
+ */
+int board_is_ramp_allowed(int supplier)
+{
+ /* Don't allow ramping in RO when write protected */
+ if (system_get_image_copy() != SYSTEM_IMAGE_RW
+ && system_is_locked())
+ return 0;
+ else
+ return (supplier == CHARGE_SUPPLIER_BC12_DCP ||
+ supplier == CHARGE_SUPPLIER_BC12_SDP ||
+ supplier == CHARGE_SUPPLIER_BC12_CDP ||
+ supplier == CHARGE_SUPPLIER_OTHER);
+}
+
+/**
+ * Return if board is consuming full amount of input current
+ */
+int board_is_consuming_full_charge(void)
+{
+ int chg_perc = charge_get_percent();
+
+ return chg_perc > 2 && chg_perc < 95;
+}
+
+/**
+ * Return if VBUS is sagging too low
+ */
+int board_is_vbus_too_low(int port, enum chg_ramp_vbus_state ramp_state)
+{
+ return charger_get_vbus_voltage(port) < BD9995X_BC12_MIN_VOLTAGE;
+}
+
+static void enable_input_devices(void)
+{
+ /* We need to turn on tablet mode for motion sense */
+ board_set_tablet_mode();
+
+ /* Then, we disable peripherals only when the lid reaches 360 position.
+ * (It's probably already disabled by motion_sense_task.)
+ * We deliberately do not enable peripherals when the lid is leaving
+ * 360 position. Instead, we let motion_sense_task enable it once it
+ * reaches laptop zone (180 or less).
+ */
+ if (tablet_get_mode())
+ lid_angle_peripheral_enable(0);
+}
+
+/* Enable or disable input devices, based on chipset state and tablet mode */
+#ifndef TEST_BUILD
+void lid_angle_peripheral_enable(int enable)
+{
+ /* If the lid is in 360 position, ignore the lid angle,
+ * which might be faulty. Disable keyboard.
+ */
+ if (tablet_get_mode() || chipset_in_state(CHIPSET_STATE_ANY_OFF))
+ enable = 0;
+ keyboard_scan_enable(enable, KB_SCAN_DISABLE_LID_ANGLE);
+}
+#endif
+
+/* Called on AP S5 -> S3 transition */
+static void board_chipset_startup(void)
+{
+ /* Enable USB-A port. */
+ gpio_set_level(GPIO_USB1_ENABLE, 1);
+
+ /* Enable Trackpad */
+ gpio_set_level(GPIO_EN_P3300_TRACKPAD_ODL, 0);
+
+ hook_call_deferred(&enable_input_devices_data, 0);
+}
+DECLARE_HOOK(HOOK_CHIPSET_STARTUP, board_chipset_startup, HOOK_PRIO_DEFAULT);
+
+/* Called on AP S3 -> S5 transition */
+static void board_chipset_shutdown(void)
+{
+ /* Disable USB-A port. */
+ gpio_set_level(GPIO_USB1_ENABLE, 0);
+
+ /* Disable Trackpad */
+ gpio_set_level(GPIO_EN_P3300_TRACKPAD_ODL, 1);
+
+ hook_call_deferred(&enable_input_devices_data, 0);
+ /* FIXME(dhendrix): Drive USB_PD_RST_ODL low to prevent
+ * leakage? (see comment in schematic)
+ */
+}
+DECLARE_HOOK(HOOK_CHIPSET_SHUTDOWN, board_chipset_shutdown, HOOK_PRIO_DEFAULT);
+
+/* FIXME(dhendrix): Add CHIPSET_RESUME and CHIPSET_SUSPEND
+ * hooks to enable/disable sensors?
+ */
+/*
+ * MCHP: Next two routines not present in firmware-reef-9042.B
+ */
+/* Called on AP S3 -> S0 transition */
+static void board_chipset_resume(void)
+{
+ gpio_set_level(GPIO_ENABLE_BACKLIGHT, 1);
+}
+DECLARE_HOOK(HOOK_CHIPSET_RESUME, board_chipset_resume, HOOK_PRIO_DEFAULT);
+
+/* Called on AP S0 -> S3 transition */
+static void board_chipset_suspend(void)
+{
+ gpio_set_level(GPIO_ENABLE_BACKLIGHT, 0);
+}
+DECLARE_HOOK(HOOK_CHIPSET_SUSPEND, board_chipset_suspend, HOOK_PRIO_DEFAULT);
+
+/*
+ * FIXME(dhendrix): Weak symbol hack until we can get a better solution for
+ * both Amenia and Reef.
+ */
+void chipset_do_shutdown(void)
+{
+ /* Disable PMIC */
+ gpio_set_level(GPIO_PMIC_EN, 0);
+
+ /*Disable 3.3V rail */
+ gpio_set_level(GPIO_EN_PP3300, 0);
+ while (gpio_get_level(GPIO_PP3300_PG))
+ ;
+
+ /*Disable 5V rail */
+ gpio_set_level(GPIO_EN_PP5000, 0);
+ while (gpio_get_level(GPIO_PP5000_PG))
+ ;
+}
+
+void board_hibernate_late(void)
+{
+ int i;
+ const uint32_t hibernate_pins[][2] = {
+ /* Turn off LEDs in hibernate */
+ {GPIO_BAT_LED_BLUE, GPIO_INPUT | GPIO_PULL_UP},
+ {GPIO_BAT_LED_AMBER, GPIO_INPUT | GPIO_PULL_UP},
+ {GPIO_LID_OPEN, GPIO_INT_RISING | GPIO_PULL_DOWN},
+
+ /*
+ * BD99956 handles charge input automatically. We'll disable
+ * charge output in hibernate. Charger will assert ACOK_OD
+ * when VBUS or VCC are plugged in.
+ */
+ {GPIO_USB_C0_5V_EN, GPIO_INPUT | GPIO_PULL_DOWN},
+ {GPIO_USB_C1_5V_EN, GPIO_INPUT | GPIO_PULL_DOWN},
+ };
+
+ /* Change GPIOs' state in hibernate for better power consumption */
+ for (i = 0; i < ARRAY_SIZE(hibernate_pins); ++i)
+ gpio_set_flags(hibernate_pins[i][0], hibernate_pins[i][1]);
+
+ gpio_config_module(MODULE_KEYBOARD_SCAN, 0);
+
+ /*
+ * Calling gpio_config_module sets disabled alternate function pins to
+ * GPIO_INPUT. But to prevent keypresses causing leakage currents
+ * while hibernating we want to enable GPIO_PULL_UP as well.
+ */
+ gpio_set_flags_by_mask(0x2, 0x03, GPIO_INPUT | GPIO_PULL_UP);
+ gpio_set_flags_by_mask(0x1, 0x7F, GPIO_INPUT | GPIO_PULL_UP);
+ gpio_set_flags_by_mask(0x0, 0xE0, GPIO_INPUT | GPIO_PULL_UP);
+ /* KBD_KSO2 needs to have a pull-down enabled instead of pull-up */
+ gpio_set_flags_by_mask(0x1, 0x80, GPIO_INPUT | GPIO_PULL_DOWN);
+}
+
+/* Motion sensors */
+/* Mutexes */
+static struct mutex g_lid_mutex;
+static struct mutex g_base_mutex;
+
+/* Matrix to rotate accelrator into standard reference frame */
+const matrix_3x3_t base_standard_ref = {
+ { 0, FLOAT_TO_FP(-1), 0},
+ { FLOAT_TO_FP(1), 0, 0},
+ { 0, 0, FLOAT_TO_FP(1)}
+};
+
+const matrix_3x3_t mag_standard_ref = {
+ { FLOAT_TO_FP(-1), 0, 0},
+ { 0, FLOAT_TO_FP(1), 0},
+ { 0, 0, FLOAT_TO_FP(-1)}
+};
+
+/* sensor private data */
+static struct kionix_accel_data g_kx022_data;
+static struct bmi160_drv_data_t g_bmi160_data;
+static struct bmp280_drv_data_t bmp280_drv_data;
+/* MCHP: struct not present in firmware-reef-9042.B */
+static struct opt3001_drv_data_t g_opt3001_data = {
+ .scale = 1,
+ .uscale = 0,
+ .offset = 0,
+};
+
+/* MCHP: differences in structure initializatio from
+ * firmware-reef-9042.B
+ */
+/* FIXME(dhendrix): Copied from Amenia, probably need to tweak for Reef */
+struct motion_sensor_t motion_sensors[] = {
+ [LID_ACCEL] = {
+ .name = "Lid Accel",
+ .active_mask = SENSOR_ACTIVE_S0_S3,
+ .chip = MOTIONSENSE_CHIP_KX022,
+ .type = MOTIONSENSE_TYPE_ACCEL,
+ .location = MOTIONSENSE_LOC_LID,
+ .drv = &kionix_accel_drv,
+ .mutex = &g_lid_mutex,
+ .drv_data = &g_kx022_data,
+ .port = I2C_PORT_LID_ACCEL,
+ .addr = KX022_ADDR1,
+ .rot_standard_ref = NULL, /* Identity matrix. */
+ .default_range = 2, /* g, enough for laptop. */
+ .min_frequency = KX022_ACCEL_MIN_FREQ,
+ .max_frequency = KX022_ACCEL_MAX_FREQ,
+ .config = {
+ /* EC use accel for angle detection */
+ [SENSOR_CONFIG_EC_S0] = {
+ .odr = 10000 | ROUND_UP_FLAG,
+ },
+ /* Sensor on for lid angle detection */
+ [SENSOR_CONFIG_EC_S3] = {
+ .odr = 10000 | ROUND_UP_FLAG,
+ },
+ },
+ },
+
+ [BASE_ACCEL] = {
+ .name = "Base Accel",
+ .active_mask = SENSOR_ACTIVE_S0_S3,
+ .chip = MOTIONSENSE_CHIP_BMI160,
+ .type = MOTIONSENSE_TYPE_ACCEL,
+ .location = MOTIONSENSE_LOC_BASE,
+ .drv = &bmi160_drv,
+ .mutex = &g_base_mutex,
+ .drv_data = &g_bmi160_data,
+ .port = I2C_PORT_GYRO,
+ .addr = BMI160_ADDR0,
+ .rot_standard_ref = &base_standard_ref,
+ .default_range = 2, /* g, enough for laptop. */
+ .min_frequency = BMI160_ACCEL_MIN_FREQ,
+ .max_frequency = BMI160_ACCEL_MAX_FREQ,
+ .config = {
+ /* EC use accel for angle detection */
+ [SENSOR_CONFIG_EC_S0] = {
+ .odr = 10000 | ROUND_UP_FLAG,
+ .ec_rate = 100 * MSEC,
+ },
+ /* Sensor on for lid angle detection */
+ [SENSOR_CONFIG_EC_S3] = {
+ .odr = 10000 | ROUND_UP_FLAG,
+ .ec_rate = 100 * MSEC,
+ },
+ },
+ },
+
+ [BASE_GYRO] = {
+ .name = "Base Gyro",
+ .active_mask = SENSOR_ACTIVE_S0,
+ .chip = MOTIONSENSE_CHIP_BMI160,
+ .type = MOTIONSENSE_TYPE_GYRO,
+ .location = MOTIONSENSE_LOC_BASE,
+ .drv = &bmi160_drv,
+ .mutex = &g_base_mutex,
+ .drv_data = &g_bmi160_data,
+ .port = I2C_PORT_GYRO,
+ .addr = BMI160_ADDR0,
+ .default_range = 1000, /* dps */
+ .rot_standard_ref = &base_standard_ref,
+ .min_frequency = BMI160_GYRO_MIN_FREQ,
+ .max_frequency = BMI160_GYRO_MAX_FREQ,
+ },
+ [BASE_MAG] = {
+ .name = "Base Mag",
+ .active_mask = SENSOR_ACTIVE_S0,
+ .chip = MOTIONSENSE_CHIP_BMI160,
+ .type = MOTIONSENSE_TYPE_MAG,
+ .location = MOTIONSENSE_LOC_BASE,
+ .drv = &bmi160_drv,
+ .mutex = &g_base_mutex,
+ .drv_data = &g_bmi160_data,
+ .port = I2C_PORT_GYRO,
+ .addr = BMI160_ADDR0,
+ .default_range = 1 << 11, /* 16LSB / uT, fixed */
+ .rot_standard_ref = &mag_standard_ref,
+ .min_frequency = BMM150_MAG_MIN_FREQ,
+ .max_frequency = BMM150_MAG_MAX_FREQ(SPECIAL),
+ },
+ [BASE_BARO] = {
+ .name = "Base Baro",
+ .active_mask = SENSOR_ACTIVE_S0,
+ .chip = MOTIONSENSE_CHIP_BMP280,
+ .type = MOTIONSENSE_TYPE_BARO,
+ .location = MOTIONSENSE_LOC_BASE,
+ .drv = &bmp280_drv,
+ .drv_data = &bmp280_drv_data,
+ .port = I2C_PORT_BARO,
+ .addr = BMP280_I2C_ADDRESS1,
+ .default_range = 1 << 18, /* 1bit = 4 Pa, 16bit ~= 2600 hPa */
+ .min_frequency = BMP280_BARO_MIN_FREQ,
+ .max_frequency = BMP280_BARO_MAX_FREQ,
+ },
+ [LID_ALS] = {
+ .name = "Light",
+ .active_mask = SENSOR_ACTIVE_S0_S3,
+ .chip = MOTIONSENSE_CHIP_OPT3001,
+ .type = MOTIONSENSE_TYPE_LIGHT,
+ .location = MOTIONSENSE_LOC_LID,
+ .drv = &opt3001_drv,
+ .drv_data = &g_opt3001_data,
+ .port = I2C_PORT_ALS,
+ .addr = OPT3001_I2C_ADDR1,
+ .rot_standard_ref = NULL,
+ .default_range = 0x10000, /* scale = 1; uscale = 0 */
+ .min_frequency = OPT3001_LIGHT_MIN_FREQ,
+ .max_frequency = OPT3001_LIGHT_MAX_FREQ,
+ .config = {
+ [SENSOR_CONFIG_EC_S0] = {
+ .odr = 1000,
+ },
+ },
+ },
+};
+const unsigned int motion_sensor_count = ARRAY_SIZE(motion_sensors);
+
+/*
+ * MCHP: difference from firmware-reef-9042.B
+ * New code doesn't have TASK_ALS
+ */
+/* ALS instances when LPC mapping is needed. Each entry directs to a sensor. */
+const struct motion_sensor_t *motion_als_sensors[] = {
+ &motion_sensors[LID_ALS],
+};
+BUILD_ASSERT(ARRAY_SIZE(motion_als_sensors) == ALS_COUNT);
+
+void board_hibernate(void)
+{
+ /*
+ * To support hibernate called from console commands, ectool commands
+ * and key sequence, shutdown the AP before hibernating.
+ */
+ chipset_do_shutdown();
+
+ /* Added delay to allow AP to settle down */
+ msleep(100);
+
+ /* Enable both the VBUS & VCC ports before entering PG3 */
+ bd9995x_select_input_port(BD9995X_CHARGE_PORT_BOTH, 1);
+
+ /* Turn BGATE OFF for saving the power */
+ bd9995x_set_power_save_mode(BD9995X_PWR_SAVE_MAX);
+}
+
+struct {
+ enum reef_board_version version;
+ int thresh_mv;
+} const reef_board_versions[] = {
+ /* Vin = 3.3V, R1 = 46.4K, R2 values listed below */
+ { BOARD_VERSION_1, 328 * 1.03 }, /* 5.11 Kohm */
+ { BOARD_VERSION_2, 670 * 1.03 }, /* 11.8 Kohm */
+ { BOARD_VERSION_3, 1012 * 1.03 }, /* 20.5 Kohm */
+ { BOARD_VERSION_4, 1357 * 1.03 }, /* 32.4 Kohm */
+ { BOARD_VERSION_5, 1690 * 1.03 }, /* 48.7 Kohm */
+ { BOARD_VERSION_6, 2020 * 1.03 }, /* 73.2 Kohm */
+ { BOARD_VERSION_7, 2352 * 1.03 }, /* 115 Kohm */
+ { BOARD_VERSION_8, 2802 * 1.03 }, /* 261 Kohm */
+};
+BUILD_ASSERT(ARRAY_SIZE(reef_board_versions) == BOARD_VERSION_COUNT);
+
+/*
+ * Checkpatch claims msleep(n) for n < 20 can sleep up to 20 ms.
+ * Loop up to 10 times sampling every 100 us. If 5 or more consecutive
+ * samples are the same exit sample loop.
+ */
+int board_get_version(void)
+{
+ static int version = BOARD_VERSION_UNKNOWN;
+ int mv, i, prev, cnt;
+
+ if (version != BOARD_VERSION_UNKNOWN)
+ return version;
+
+ /* FIXME(dhendrix): enable ADC */
+ gpio_set_flags(GPIO_EC_BRD_ID_EN_ODL, GPIO_ODR_HIGH);
+ gpio_set_level(GPIO_EC_BRD_ID_EN_ODL, 0);
+ /* Wait to allow cap charge */
+ prev = 0;
+ cnt = 0;
+ for (i = 0; i < 10; i++) {
+ udelay(100);
+ mv = adc_read_channel(ADC_BOARD_ID);
+ if (mv != prev) {
+ prev = mv;
+ cnt = 0;
+ } else {
+ cnt++;
+ }
+ if (cnt >= 5)
+ break;
+ }
+ /* FIXME(dhendrix): disable ADC */
+ gpio_set_level(GPIO_EC_BRD_ID_EN_ODL, 1);
+ gpio_set_flags(GPIO_EC_BRD_ID_EN_ODL, GPIO_INPUT);
+
+ if (mv == ADC_READ_ERROR) {
+ version = BOARD_VERSION_UNKNOWN;
+ return version;
+ }
+
+ for (i = 0; i < BOARD_VERSION_COUNT; i++) {
+ if (mv < reef_board_versions[i].thresh_mv) {
+ version = reef_board_versions[i].version;
+ break;
+ }
+ }
+
+ CPRINTS("Board version: %d", version);
+ return version;
+}
+
+/* Keyboard scan setting */
+struct keyboard_scan_config keyscan_config = {
+ /*
+ * F3 key scan cycle completed but scan input is not
+ * charging to logic high when EC start scan next
+ * column for "T" key, so we set .output_settle_us
+ * to 80us from 50us.
+ */
+ .output_settle_us = 80,
+ .debounce_down_us = 9 * MSEC,
+ .debounce_up_us = 30 * MSEC,
+ .scan_period_us = 3 * MSEC,
+ .min_post_scan_delay_us = 1000,
+ .poll_timeout_us = 100 * MSEC,
+ .actual_key_mask = {
+ 0x14, 0xff, 0xff, 0xff, 0xff, 0xf5, 0xff,
+ 0xa4, 0xff, 0xfe, 0x55, 0xfa, 0xca /* full set */
+ },
+};