summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDino Li <dino.li@ite.com.tw>2015-08-04 10:32:03 +0800
committerChromeOS Commit Bot <chromeos-commit-bot@chromium.org>2015-08-04 22:27:14 +0000
commitafae611999a426fb156e2e02349d5a4f21229f47 (patch)
tree9e1a1988f1c75d2d94775485b34cf944d21a695c
parent9495f669d5db920a210e8610cc0f4254d7f78ce3 (diff)
downloadchrome-ec-afae611999a426fb156e2e02349d5a4f21229f47.tar.gz
it8380dev: change PNPCFG base address to 4E/4F
Always reserved 2E/2F for super I/O. This can avoid conflict with super I/O base address. Signed-off-by: Dino Li <dino.li@ite.com.tw> BRANCH=none BUG=none TEST=make buildall -j Change-Id: I67a37355e320e289fb1f58c7356a1592f7645d21 Reviewed-on: https://chromium-review.googlesource.com/290087 Reviewed-by: Randall Spangler <rspangler@chromium.org> Commit-Queue: Dino Li <dino.li@ite.com.tw> Tested-by: Dino Li <dino.li@ite.com.tw>
-rw-r--r--chip/it83xx/lpc.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/chip/it83xx/lpc.c b/chip/it83xx/lpc.c
index c0aae46de0..c8ff8d0109 100644
--- a/chip/it83xx/lpc.c
+++ b/chip/it83xx/lpc.c
@@ -528,8 +528,8 @@ static void lpc_init(void)
IT83XX_GPIO_GCR = 0x06;
- /* The register pair to access PNPCFG is 002Eh and 002Fh */
- IT83XX_GCTRL_BADRSEL = 0x00;
+ /* The register pair to access PNPCFG is 004Eh and 004Fh */
+ IT83XX_GCTRL_BADRSEL = 0x01;
/* Disable KBC IRQ */
IT83XX_KBC_KBIRQR = 0x00;