summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTom Hughes <tomhughes@chromium.org>2021-09-24 20:28:11 +0000
committerCommit Bot <commit-bot@chromium.org>2021-09-27 17:40:54 +0000
commita721dce648ced6c460c619f7ff556491aa5ed88a (patch)
tree18a41e4d29ca287e72621836c619aaefc17703a3
parent9236754d16b7a54dcb1449e2b3efd5a0044d9ea8 (diff)
downloadchrome-ec-a721dce648ced6c460c619f7ff556491aa5ed88a.tar.gz
core/cortex-m0: Fix assembly
When compiling with clang, the following error is reported: core/cortex-m0/switch.S:107:12: error: unknown token in expression ldr r0, =#0xe000ed04 @ load 0xe000ed04's address ^ This change fixes the syntax, which generates the identical output before and after the change: /opt/coreboot-sdk/bin/arm-eabi-objdump -d build/servo_micro/RW/core/cortex-m0/switch.o 0000006a <pendsv_handler>: 6a: b508 push {r3, lr} 6c: 4807 ldr r0, [pc, #28] ; (8c <pendsv_handler+0x22>) BRANCH=none BUG=b:172020503 TEST=./util/compare_build.sh -b all -j 70 Signed-off-by: Tom Hughes <tomhughes@chromium.org> Change-Id: I379510f7aa00f61ae24ae8463c49d9cd3b832752 Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/3183391 Reviewed-by: Patryk Duda <patrykd@google.com> Reviewed-by: Jack Rosenthal <jrosenth@chromium.org>
-rw-r--r--core/cortex-m0/switch.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/core/cortex-m0/switch.S b/core/cortex-m0/switch.S
index a27d929816..a75daad939 100644
--- a/core/cortex-m0/switch.S
+++ b/core/cortex-m0/switch.S
@@ -104,7 +104,7 @@ svc_handler_return:
.thumb_func
pendsv_handler:
push {r3, lr} @ save link register and keep stack aligned
- ldr r0, =#CPU_SCB_ICSR @ load CPU_SCB_ICSR's address
+ ldr r0, =CPU_SCB_ICSR @ load CPU_SCB_ICSR's address
movs r1, #1 @ prepare left shift (1 << 27)
lsls r1, #27 @ shift the bit
str r1, [r0] @ clear pending flag