summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorStefan Adolfsson <sadolfsson@google.com>2018-04-24 10:21:17 +0200
committerchrome-bot <chrome-bot@chromium.org>2018-05-10 02:27:07 -0700
commitbdc8b025280acd724fe8a0dfe9376fe94306d342 (patch)
tree2fe5082b01a05e361d94668a3d46eca3b7738399
parent436dd71e5d6fe1b61cd4209bc5be5bfdb887600d (diff)
downloadchrome-ec-bdc8b025280acd724fe8a0dfe9376fe94306d342.tar.gz
Fizz: Add GPIOs used for CEC
The Fizz hardware has three pins for CEC. One GPIO is used as a pull-up. It is always an output and always high. The second GPIO is a data output. The third GPIO is the data input that can also be configured as a timer input (TA1). Signed-off-by: Stefan Adolfsson <sadolfsson@chromium.org> BUG=b:76467407 BRANCH=none TEST=Read and write the newly added GPIOs using ectool Change-Id: Ia33b36a0cdaa40fd1a4f7aa66a092b5833bf5cf8 Reviewed-on: https://chromium-review.googlesource.com/1030219 Commit-Ready: Stefan Adolfsson <sadolfsson@chromium.org> Tested-by: Stefan Adolfsson <sadolfsson@chromium.org> Reviewed-by: Daisuke Nojiri <dnojiri@chromium.org>
-rw-r--r--board/fizz/board.h3
-rw-r--r--board/fizz/gpio.inc4
2 files changed, 7 insertions, 0 deletions
diff --git a/board/fizz/board.h b/board/fizz/board.h
index d155190fad..69b61ce641 100644
--- a/board/fizz/board.h
+++ b/board/fizz/board.h
@@ -44,6 +44,9 @@
#define WIRELESS_GPIO_WLAN GPIO_WLAN_OFF_L
#define WIRELESS_GPIO_WLAN_POWER GPIO_PP3300_DX_WLAN
#define WIRELESS_GPIO_WWAN GPIO_PP3300_DX_LTE
+#define CEC_GPIO_OUT GPIO_CEC_OUT
+#define CEC_GPIO_IN GPIO_CEC_IN
+#define CEC_GPIO_PULL_UP GPIO_CEC_PULL_UP
#define CONFIG_FANS 1
#define CONFIG_FAN_RPM_CUSTOM
#define CONFIG_THROTTLE_AP
diff --git a/board/fizz/gpio.inc b/board/fizz/gpio.inc
index 716cc35c7f..75c7130bf5 100644
--- a/board/fizz/gpio.inc
+++ b/board/fizz/gpio.inc
@@ -84,6 +84,10 @@ GPIO(USB4_ENABLE, PIN(0, 0), GPIO_OUT_LOW) /* Front port 1 */
GPIO(USB5_ENABLE, PIN(B, 1), GPIO_OUT_LOW) /* Front port 2 */
GPIO(USB_A_CHARGE_EN_L, PIN(A, 5), GPIO_OUT_LOW)
+GPIO(CEC_OUT, PIN(3, 6), GPIO_OUT_HIGH | GPIO_OPEN_DRAIN)
+GPIO(CEC_IN, PIN(4, 0), GPIO_INPUT)
+GPIO(CEC_PULL_UP, PIN(D, 3), GPIO_OUT_HIGH)
+
/* Board ID */
GPIO(BOARD_VERSION1, PIN(C, 4), GPIO_INPUT) /* Board ID bit0 */
GPIO(BOARD_VERSION2, PIN(C, 2), GPIO_INPUT) /* Board ID bit1 */