cpu/intel: Add STM Support

Binary STM file.  Loaded by the "Add STM Support" changes into the MSEG

stm.bin updated to PSTI7687

Note: this STM version has only been tested on a Minnowboard Max, Purism Librem 15v4, and
a Sandybridge family CPU (Dell 990).

README file added to meet the coreboot binary (blob) documentation requirements

Signed-off-by: Eugene D. Myers <edmyers@tycho.nsa.gov>
Change-Id: Ie1a5d1a5145dbf0c0e26c93f6ffd236d5aa79f77

3 files changed, 72 insertions, 0 deletions

diff --git a/cpu/intel/stm/README.md b/cpu/intel/stm/README.md
new file mode 100644
index 0000000..d1a49b4
--- /dev/null
+++ b/cpu/intel/stm/README.md
@@ -0,0 +1,47 @@
+
+# Release Notes
+
+## Version:
+
+PSTI7687
+
+## Release Date:
+
+Dec 3, 2019
+
+## Supported silicon:
+
+The STM is designed to be BIOS, platform, and operating system agnostic.
+It has been tested on the Purism Librem 15v4 (Kabylake), Dell 990
+(Sandybridge with a non-coreboot BIOS), and Minnowboard Max (Atom).
+
+## Instructions:
+
+This folder serves as the location for the stm.bin file.  The developer
+can use the default stm.bin provided or replace it with one that has
+been custom built.  The coreboot build system will look here for the
+STM binary when the STM has been configured.
+
+The default STM requires a MSEG of 4MB.  If a smaller MSEG is used
+then the STM has to be custom built.  Also, if a larger MSEG is
+configured, then the STM has to be custom built to take advantage
+of the additional memory.
+
+For version changes, issues, etc see the git repository.
+
+## Toolchains:
+
+The STM can be built with either Microsoft Visual Studio or with CMAKE/GNU.
+
+## ABI:
+
+This document defines both the firmware interface and the operating system
+interface with the STM:
+
+SMI Transfer Monitor (STM) User Guide, August 2015
+
+The above document can be obtained from firmware.intel.com.
+
+The STM-PE interface is defined in the Readme.STMPE file found on
+the stmpe branch of review.coreboot.org/STM.
+
diff --git a/cpu/intel/stm/license.txt b/cpu/intel/stm/license.txt
new file mode 100644
index 0000000..5bcfc5f
--- /dev/null
+++ b/cpu/intel/stm/license.txt
@@ -0,0 +1,25 @@
+Copyright (c) 2012, Intel Corporation. All rights reserved.
+
+Redistribution and use in source and binary forms, with or without
+modification, are permitted provided that the following conditions
+are met:
+
+* Redistributions of source code must retain the above copyright
+  notice, this list of conditions and the following disclaimer.
+* Redistributions in binary form must reproduce the above copyright
+  notice, this list of conditions and the following disclaimer in
+  the documentation and/or other materials provided with the
+  distribution.
+
+THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+POSSIBILITY OF SUCH DAMAGE.
diff --git a/cpu/intel/stm/stm.bin b/cpu/intel/stm/stm.bin
new file mode 100755
index 0000000..5bdec3a
--- /dev/null
+++ b/cpu/intel/stm/stm.bin