summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew SH Cheng <andrew-sh.cheng@mediatek.com>2021-05-28 10:24:04 +0800
committerRex-BC Chen <rex-bc.chen@mediatek.corp-partner.google.com>2021-05-31 08:16:27 +0000
commit3afec54133f7d5bbe1a4d38ef1d32e77e7cc926e (patch)
treeeb36bc6fc1de7a13463efab0003664752ec0b181
parent7ba0b1c1f3870b37b88e5eeab03b5ba2dbd02e2d (diff)
downloadblobs-3afec54133f7d5bbe1a4d38ef1d32e77e7cc926e.tar.gz
soc/mediatek/mt8192: Update MCUPM firmware from 1.00.06 to 1.00.07
Changes from 1.00.06 to 1.00.07: - Add 2.6G CPU DVFS segment. Signed-off-by: Andrew SH Cheng <andrew-sh.cheng@mediatek.com> Change-Id: I4ecd0e816e7b12918470ac39afbded2105f8a4e7
-rw-r--r--soc/mediatek/mt8192/README.md2
-rw-r--r--soc/mediatek/mt8192/mcupm.binbin117884 -> 117884 bytes
-rw-r--r--soc/mediatek/mt8192/mcupm.bin.md52
-rw-r--r--soc/mediatek/mt8192/mcupm_release_notes.txt3
4 files changed, 5 insertions, 2 deletions
diff --git a/soc/mediatek/mt8192/README.md b/soc/mediatek/mt8192/README.md
index 77786fb..06c5c0b 100644
--- a/soc/mediatek/mt8192/README.md
+++ b/soc/mediatek/mt8192/README.md
@@ -167,4 +167,4 @@ MCUPM SRAM at system initialization.
## Version
- $ strings mcupm.bin | grep MCUPM
- MediaTek MCUPM firmware: version 1.00.06
+ MediaTek MCUPM firmware: version 1.00.07
diff --git a/soc/mediatek/mt8192/mcupm.bin b/soc/mediatek/mt8192/mcupm.bin
index 58afdfa..44d78a1 100644
--- a/soc/mediatek/mt8192/mcupm.bin
+++ b/soc/mediatek/mt8192/mcupm.bin
Binary files differ
diff --git a/soc/mediatek/mt8192/mcupm.bin.md5 b/soc/mediatek/mt8192/mcupm.bin.md5
index dd35d5a..561eb35 100644
--- a/soc/mediatek/mt8192/mcupm.bin.md5
+++ b/soc/mediatek/mt8192/mcupm.bin.md5
@@ -1 +1 @@
-b6c104f01e38dc60ad9b7620aa678641 *mcupm.bin
+59de2352b53f52c6edf176f02ceca3ee mcupm.bin
diff --git a/soc/mediatek/mt8192/mcupm_release_notes.txt b/soc/mediatek/mt8192/mcupm_release_notes.txt
index 90c8d8b..64af894 100644
--- a/soc/mediatek/mt8192/mcupm_release_notes.txt
+++ b/soc/mediatek/mt8192/mcupm_release_notes.txt
@@ -1,5 +1,8 @@
** Build from MediaTek Internal **
+# 1.00.07
+1. Add 2.6G CPU DVFS segment
+
# 1.00.06
1. Add version number
2. Modify SRAM layout for CPU DVFS