summaryrefslogtreecommitdiff
path: root/plat/nvidia/tegra/common/aarch64/tegra_helpers.S
Commit message (Expand)AuthorAgeFilesLines
* feat(tegra): implement 'pwr_domain_off_early' handlerVarun Wadekar2023-04-261-3/+21
* Tegra: common: fixup the bl31 code size to be copied at resetanzhou2020-08-311-1/+2
* Tegra: remove unused cortex_a53.hVarun Wadekar2020-08-271-2/+3
* Tegra: remove "platform_get_core_pos" functionVarun Wadekar2020-08-241-17/+0
* Tegra: assembly version of the 'plat_core_pos_by_mpidr' handlerVarun Wadekar2020-03-181-0/+37
* Tegra: aarch64: calculate core position from one placeKalyani Chidambaram2020-03-181-7/+4
* Tegra: disable CPUACTLR access from lower exception levelsVarun Wadekar2020-03-091-21/+13
* tegra: add support for multi console interfaceAmbroise Vincent2019-08-151-44/+1
* Tegra: use 'PLATFORM_MAX_CPUS_PER_CLUSTER' to calculate core positionVarun Wadekar2019-01-181-7/+13
* Tegra: remove duplicate code from CPU's power on pathVarun Wadekar2019-01-181-25/+0
* Tegra: read-modify-write ACTLR_ELx registersSteven Kao2019-01-181-10/+24
* Tegra210: skip the BTB invalidate workaround for B01 SKUsHarvey Hsieh2019-01-161-1/+19
* Tegra: support to set the L2 ECC and Parity enable bitHarvey Hsieh2019-01-161-22/+0
* Add plat_crash_console_flush to platforms without itAntonio Nino Diaz2018-10-251-1/+16
* Tegra: Rename CORTEX_A57_ACTLR_EL1 to *CPUACTLR*Eleanor Bonnici2017-08-291-6/+6
* Add new alignment parameter to func assembler macroJulius Werner2017-08-151-2/+1
* Fix order of remaining platform #includesIsla Mitchell2017-07-141-1/+1
* Unique names for defines in the CPU librariesVarun Wadekar2017-06-141-17/+17
* Use SPDX license identifiersdp-arm2017-05-031-25/+1
* Tegra: no need to re-init the same consoleVarun Wadekar2017-04-131-5/+6
* Tegra: replace ASM signed tests with unsignedDouglas Raillard2017-03-201-1/+1
* Tegra: enable ECC/Parity protection for Cortex-A57 CPUsVarun Wadekar2017-02-281-4/+26
* Tegra: include platform_def.h to access UART macrosVarun Wadekar2017-02-281-0/+1
* Tegra: relocate code to BL31_BASE during cold bootVarun Wadekar2017-02-281-0/+41
* Tegra: init normal/crash console for platformsVarun Wadekar2017-02-221-2/+12
* Tegra: use ClusterId for calculating core positionVarun Wadekar2017-02-211-0/+14
* Tegra: enable processor retention and L2/CPUECTLR accessVarun Wadekar2017-02-211-7/+29
* Disable PL011 UART before configuring itJuan Castillo2016-01-211-1/+1
* Tegra: remove support for legacy platform APIsVarun Wadekar2015-12-041-34/+34
* Tegra210: wait for 512 timer ticks before retention entryVarun Wadekar2015-08-241-0/+22
* Tegra: Introduce config for enabling NS access to L2/CPUECTRL regsVarun Wadekar2015-07-171-0/+2
* Support for NVIDIA's Tegra T210 SoCsVarun Wadekar2015-05-291-0/+344
View Lorry Controller Status