summaryrefslogtreecommitdiff
path: root/gas/testsuite/gas/aarch64/sme-5-illegal.s
blob: 29f866690439396c0b90a6006c228f2b6355041d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/* Scalable Matrix Extension (SME).  */
ld1b {za0h.b[w11, 0]}, p0/z, [x0]
ld1h {za0h.h[w16, 0]}, p0/z, [x0]
ld1h {za0v.h[w12, 0]}, p0/z, [x0, x0, lsl #3]
ld1w {za3v.s[w15, 3]}, p7/z, [sp, lsl #2]
ld1d {za0h.d[w12, 0]}, p0/z, [sp, x0, lsl #12]
ld1q {za0v.q[w12]}, p0/z, [x0, x0, lsl #2]
ld1b {za1h.b[w12, 0]}, p0/z, [x0]
ld1b {za1v.b[w12, 0]}, p0/z, [sp]
ld1b {za1h.b[w12, 0]}, p0/z, [sp, x0]
ld1b {za0v.b[w15, 16]}, p7/z, [x17]
ld1b {za0h.b[w15, 16]}, p7/z, [sp]
ld1b {za0v.b[w15, 16]}, p7/z, [sp, x17]
ld1h {za2v.h[w12, 0]}, p0/z, [x0]
ld1h {za2h.h[w12, 0]}, p0/z, [sp]
ld1h {za2v.h[w12, 0]}, p0/z, [x0, x0, lsl #1]
ld1h {za2h.h[w12, 0]}, p0/z, [sp, x0, lsl #1]
ld1h {za1v.h[w15, 8]}, p7/z, [x17]
ld1h {za1h.h[w15, 8]}, p7/z, [sp]
ld1h {za1v.h[w15, 8]}, p7/z, [x0, x17, lsl #1]
ld1h {za1h.h[w15, 8]}, p7/z, [sp, x17, lsl #1]
ld1w {za4h.s[w12, 0]}, p0/z, [x0]
ld1w {za4v.s[w12, 0]}, p0/z, [sp]
ld1w {za4h.s[w12, 0]}, p0/z, [x0, x0, lsl #2]
ld1w {za4v.s[w12, 0]}, p0/z, [sp, x0, lsl #2]
ld1w {za3h.s[w15, 4]}, p7/z, [x17]
ld1w {za3v.s[w15, 4]}, p7/z, [sp]
ld1w {za3h.s[w15, 4]}, p7/z, [x0, x17, lsl #2]
ld1w {za3v.s[w15, 4]}, p7/z, [sp, x17, lsl #2]
ld1d {za8v.d[w12, 0]}, p0/z, [x0]
ld1d {za8h.d[w12, 0]}, p0/z, [sp]
ld1d {za8v.d[w12, 0]}, p0/z, [x0, x0, lsl #3]
ld1d {za8h.d[w12, 0]}, p0/z, [sp, x0, lsl #3]
ld1d {za7v.d[w15, 2]}, p7/z, [x17]
ld1d {za7h.d[w15, 2]}, p7/z, [sp]
ld1d {za7v.d[w15, 2]}, p7/z, [x0, x17, lsl #3]
ld1d {za7h.d[w15, 2]}, p7/z, [sp, x17, lsl #3]
ld1q {za16v.q[w12]}, p0/z, [x0]
ld1q {za16h.q[w12]}, p0/z, [sp]
ld1q {za16v.q[w12]}, p0/z, [x0, x0, lsl #4]
ld1q {za16h.q[w12]}, p0/z, [sp, x0, lsl #4]
ld1q {za15v.q[w15, 1]}, p7/z, [x17]
ld1q {za15h.q[w15, 1]}, p7/z, [sp]
ld1q {za15v.q[w15, 1]}, p7/z, [x0, x17, lsl #4]
ld1q {za15h.q[w15, 1]}, p7/z, [sp, x17, lsl #4]
/* Illegal operand 3 addressing modes.  */
ld1b {za0h.b[w12, 0]}, p0/z, [x0, x1, lsl #1]
ld1h {za0h.h[w12, 0]}, p0/z, [x0, x1, lsl #2]
ld1w {za3v.s[w12, 3]}, p7/z, [x0, x1, lsl #3]
ld1d {za0h.d[w12, 0]}, p0/z, [x0, x1, lsl #4]
ld1q {za0v.q[w12, 0]}, p0/z, [x0, x1, lsl #1]
ld1q {za0v.q[w12]}, p0/z, [x0, x1, lsl #1]
ld1b {za0.b[w12, 0]}, p0/z, [x0]
ld1b {za.b[w12, 0]}, p0/z, [x0]
ld1b za0h.b[w12, 0], p0/z, [x0]
ld1h za0h.h[w12, 0], p0/z, [x0]
ld1w za0h.s[w12, 0], p0/z, [x0]
ld1d za0h.d[w12, 0], p0/z, [x0]
ld1q za0h.q[w12, 0], p0/z, [x0]