1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
|
[^:]*: Assembler messages:
[^:]*:26: Error: operand mismatch -- `cas w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `cas w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casa w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casa w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casl w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casl w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casal w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casal w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casb w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casb w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `cash w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `cash w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casab w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casab w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `caslb w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `caslb w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casalb w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casalb w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casah w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casah w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `caslh w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `caslh w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `casalh w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `casalh w2,w3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `cas w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `cas x2,x3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `casa w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `casa x2,x3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `casl w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `casl x2,x3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `casal w0,x1,\[x2\]'
[^:]*:68: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `casal x2,x3,\[w4\]'
[^:]*:68: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swp w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swp w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpa w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpa w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpl w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpl w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpal w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpal w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpb w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpb w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swph w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swph w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpab w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpab w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swplb w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swplb w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpalb w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpalb w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpah w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpah w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swplh w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swplh w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `swpalh w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `swpalh w2,w3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `swp w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `swp x2,x3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `swpa w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `swpa x2,x3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `swpl w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `swpl x2,x3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `swpal w0,x1,\[x2\]'
[^:]*:69: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `swpal x2,x3,\[w4\]'
[^:]*:69: *Info: macro .*
[^:]*:47: Error: reg pair must start from even reg at operand 1 -- `casp w1,w1,w2,w3,\[x5\]'
[^:]*:70: *Info: macro .*
[^:]*:48: Error: reg pair must be contiguous at operand 2 -- `casp w4,w4,w6,w7,\[sp\]'
[^:]*:70: *Info: macro .*
[^:]*:49: Error: operand mismatch -- `casp w0,x1,x2,x3,\[x2\]'
[^:]*:70: *Info: macro .*
[^:]*:50: Error: 64-bit integer or SP register expected at operand 5 -- `casp x4,x5,x6,x7,\[w8\]'
[^:]*:70: *Info: macro .*
[^:]*:47: Error: reg pair must start from even reg at operand 1 -- `caspa w1,w1,w2,w3,\[x5\]'
[^:]*:70: *Info: macro .*
[^:]*:48: Error: reg pair must be contiguous at operand 2 -- `caspa w4,w4,w6,w7,\[sp\]'
[^:]*:70: *Info: macro .*
[^:]*:49: Error: operand mismatch -- `caspa w0,x1,x2,x3,\[x2\]'
[^:]*:70: *Info: macro .*
[^:]*:50: Error: 64-bit integer or SP register expected at operand 5 -- `caspa x4,x5,x6,x7,\[w8\]'
[^:]*:70: *Info: macro .*
[^:]*:47: Error: reg pair must start from even reg at operand 1 -- `caspl w1,w1,w2,w3,\[x5\]'
[^:]*:70: *Info: macro .*
[^:]*:48: Error: reg pair must be contiguous at operand 2 -- `caspl w4,w4,w6,w7,\[sp\]'
[^:]*:70: *Info: macro .*
[^:]*:49: Error: operand mismatch -- `caspl w0,x1,x2,x3,\[x2\]'
[^:]*:70: *Info: macro .*
[^:]*:50: Error: 64-bit integer or SP register expected at operand 5 -- `caspl x4,x5,x6,x7,\[w8\]'
[^:]*:70: *Info: macro .*
[^:]*:47: Error: reg pair must start from even reg at operand 1 -- `caspal w1,w1,w2,w3,\[x5\]'
[^:]*:70: *Info: macro .*
[^:]*:48: Error: reg pair must be contiguous at operand 2 -- `caspal w4,w4,w6,w7,\[sp\]'
[^:]*:70: *Info: macro .*
[^:]*:49: Error: operand mismatch -- `caspal w0,x1,x2,x3,\[x2\]'
[^:]*:70: *Info: macro .*
[^:]*:50: Error: 64-bit integer or SP register expected at operand 5 -- `caspal x4,x5,x6,x7,\[w8\]'
[^:]*:70: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldadd w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldadd w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldadda w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldadda w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldaddalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldadd w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldadd x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldadda w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldadda x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldaddl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldaddal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldaddal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclr w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclr w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclra w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclra w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclral w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclral w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclralb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclralb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclrlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldclralh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldclralh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldclr w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldclr x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldclra w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldclra x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldclrl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldclrl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldclral w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldclral x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeor w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeor w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeora w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeora w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeoral w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeoral w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeoralb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeoralb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeorlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldeoralh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldeoralh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldeor w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldeor x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldeora w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldeora x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldeorl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldeorl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldeoral w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldeoral x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldset w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldset w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldseta w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldseta w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldseth w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldseth w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsetalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldset w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldset x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldseta w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldseta x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsetl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsetal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsetal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmax w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmax w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxa w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxa w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmaxalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmax w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmax x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmaxa w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxa x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmaxl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmaxal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmaxal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmin w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmin w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsmina w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmina w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldsminalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmin w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmin x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsmina w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsmina x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsminl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldsminal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldsminal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumax w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumax w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxa w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxa w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumaxalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumax w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumax x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumaxa w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxa x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumaxl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumaxal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumaxal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumin w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumin w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `ldumina w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `ldumina w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminl w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminal w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminab w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminab w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminlb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminlb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminalb w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminalb w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminah w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminah w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminlh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminlh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:26: Error: operand mismatch -- `lduminalh w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:27: Error: 64-bit integer or SP register expected at operand 3 -- `lduminalh w2,w3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumin w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumin x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `ldumina w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `ldumina x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `lduminl w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `lduminl x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:30: Error: operand mismatch -- `lduminal w0,x1,\[x2\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:31: Error: 64-bit integer or SP register expected at operand 3 -- `lduminal x2,x3,\[w4\]'
[^:]*:56: *Info: macro .*
[^:]*:71: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stadd w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `staddl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `staddb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `staddb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `staddh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `staddh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `staddlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `staddlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `staddlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `staddlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stadd x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `staddl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclr w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclrl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stclrb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclrb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stclrh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclrh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stclrlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclrlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stclrlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stclrlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stclr x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stclrl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steor w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steorl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `steorb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steorb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `steorh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steorh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `steorlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steorlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `steorlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `steorlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `steor x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `steorl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stset w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsetl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsetb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsetb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stseth x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stseth w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsetlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsetlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsetlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsetlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stset x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stsetl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmax w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsmaxb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsmaxh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsmaxlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsmaxlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stsmax x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stsmaxl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsmin w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsminl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsminb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsminb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsminh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsminh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsminlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsminlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stsminlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stsminlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stsmin x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stsminl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumax w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stumaxb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stumaxh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stumaxlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stumaxlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stumax x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stumaxl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stumin w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stuminl w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stuminb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stuminb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stuminh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stuminh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stuminlb x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stuminlb w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:37: Error: operand mismatch -- `stuminlh x0,\[x2\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:38: Error: 64-bit integer or SP register expected at operand 2 -- `stuminlh w2,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stumin x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
[^:]*:41: Error: 64-bit integer or SP register expected at operand 2 -- `stuminl x0,\[w3\]'
[^:]*:62: *Info: macro .*
[^:]*:72: *Info: macro .*
|
