summaryrefslogtreecommitdiff
path: root/sim/testsuite
Commit message (Expand)AuthorAgeFilesLines
* Update copyright year range in all GDB files.Joel Brobecker2019-01-0145-45/+45
* or1k: Add the l.muld, l.muldu, l.macu, l.msbu insnsRichard Henderson2018-10-053-65/+61
* Bump to autoconf 2.69 and automake 1.15.1Simon Marchi2018-06-1910-1011/+1301
* config: Sync with GCCSimon Marchi2018-06-181-1/+0
* Update copyright year range in all GDB filesJoel Brobecker2018-01-0245-45/+45
* sim: testsuite: add testsuite for or1k simPeter Gavin2017-12-1228-0/+6510
* Fix ldn/stn multiple instructions. Fix testcases with unaligned data.Jim Wilson2017-04-2212-14/+341
* Add support for fcvtl and fcvtl2.Jim Wilson2017-04-082-0/+61
* Support the fcmXX zero instructions.Jim Wilson2017-04-082-0/+81
* Fix bug with cmn/adds where C flag was incorrectly set.Jim Wilson2017-03-252-0/+21
* Fix umulh and smulh bugs. Fix bugs in last week's sumov.s testsuite.Jim Wilson2017-03-033-5/+68
* Add missing smov support, and clean up existing umov support.Jim Wilson2017-02-252-0/+93
* Add missing cnt (popcount) instruction support.Jim Wilson2017-02-252-0/+37
* Fix for aarch64 sim sxtl/uxtl insns, plus another fix for addv.Jim Wilson2017-02-196-19/+126
* Add self to aarch64 maintainers. Fix mla instruction.Jim Wilson2017-02-142-0/+105
* Fix bit/bif instructions.Jim Wilson2017-02-142-0/+93
* Add ldn/stn single support, fix ldnr support.Jim Wilson2017-02-144-0/+404
* Add support for cmtst.Jim Wilson2017-01-232-0/+108
* Fixes for addv and xtn2 instructions.Jim Wilson2017-01-173-0/+134
* Fix problems with the implementation of the uzp1 and uzp2 instructions.Jim Wilson2017-01-092-0/+218
* Five fixes, for fcsel, fcvtz, fminnm, mls, and non-widening mul.Jim Wilson2017-01-046-0/+547
* update copyright year range in GDB filesJoel Brobecker2017-01-0120-20/+20
* Fix bugs with float compare and Inf operands.Jim Wilson2016-12-212-0/+150
* Fix aarch64 sim bug with adds64, and add testcases for last 3 bug fixes.Jim Wilson2016-12-135-9/+288
* sim: drop --enable-sim-cflags optionMike Frysinger2016-01-102-5/+4
* Change copyright owner to FSF in sim/testsuite/sim/mips/hilo-hazard-4.sJoel Brobecker2016-01-062-2/+5
* Fix the execution of the MSP430 simulator testsuite.Nick Clifton2016-01-052-2/+38
* sim: parse_args: polish getopt error messageMike Frysinger2016-01-043-2/+7
* sim: convert to bfd_endianMike Frysinger2016-01-032-1/+6
* GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker2016-01-0119-19/+19
* sim: cris: migrate from WITH_DEVICES to WITH_HWMike Frysinger2015-12-252-1/+5
* sim: cris: set up sane default path to rvdummyMike Frysinger2015-12-252-1/+14
* sim: make LMA loading the default for all targetsMike Frysinger2015-12-243-1/+25
* Add an AArch64 simulator to GDB.Nick Clifton2015-11-246-0/+105
* sim: mcore: add a fail testcaseMike Frysinger2015-11-153-1/+14
* sim: m32c: add a basic testsuiteMike Frysinger2015-11-155-0/+92
* sim: testsuite: support basic vars in flagsMike Frysinger2015-11-152-1/+12
* sim: m32c: move test code to testsuiteMike Frysinger2015-11-106-0/+167
* sim: ft32: test coverage for link parameters and PM write portJames Bowman2015-10-122-0/+42
* sim: bfin: handle negative left saturated shifts as ashifts [BZ #18407]Mike Frysinger2015-10-112-0/+22
* [PATCH] Add micromips support to the MIPS simulatorAndrew Bennett2015-09-254-6/+77
* Remove leading/trailing white spaces in ChangeLogH.J. Lu2015-07-247-25/+25
* Do unset_currtarget_info ldscript for all simulator testsuites.Hans-Peter Nilsson2015-04-134-6/+18
* sim: moxie: fix running after nrun conversionMike Frysinger2015-04-054-0/+71
* sim: mn10300: add a basic testsuiteMike Frysinger2015-04-054-0/+88
* sim: m68hc11: add a basic testsuiteMike Frysinger2015-04-054-0/+78
* sim: iq2000: add a basic testsuiteMike Frysinger2015-04-054-0/+78
* sim: lm32: add a basic testsuiteMike Frysinger2015-04-054-0/+84
* sim: d10v: convert to nrunMike Frysinger2015-03-302-1/+5
* sim: d10v: link in missing testsuiteMike Frysinger2015-03-303-3/+16