summaryrefslogtreecommitdiff
path: root/sim/sh
Commit message (Expand)AuthorAgeFilesLines
* sim: info: convert verbose field to a boolMike Frysinger2023-01-181-1/+1
* sim: assume sys/stat.h always exists (via gnulib)Mike Frysinger2023-01-161-2/+0
* sim: formally assume unistd.h always exists (via gnulib)Mike Frysinger2023-01-161-2/+0
* sim: modules.c: fix generation after recent refactorsMike Frysinger2023-01-151-0/+3
* sim: common: move modules.c to source trackingMike Frysinger2023-01-141-1/+2
* sim: build: drop most recursive build depsMike Frysinger2023-01-141-2/+1
* sim: common: move libcommon.a objects to sourcesMike Frysinger2023-01-141-2/+2
* sim: build: drop subdir Makefile.in filesMike Frysinger2023-01-111-19/+0
* sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger2023-01-101-2/+2
* sim: sh: move arch-specific file compilation to top-levelMike Frysinger2023-01-101-3/+0
* sim: build: drop support for creating libsim.a in subdirsMike Frysinger2023-01-101-3/+0
* sim: sh: move libsim.a creation to top-levelMike Frysinger2023-01-102-4/+19
* sim: modules: trigger generation from top-levelMike Frysinger2023-01-101-0/+1
* sim: sh: move some generated source files to built sourcesMike Frysinger2023-01-021-2/+6
* Update copyright year range in header of all files managed by GDBJoel Brobecker2023-01-014-4/+4
* sim: cpu: change default init to handle all cpusMike Frysinger2022-12-251-1/+1
* sim: sh: move arch-specific settings to internal headerMike Frysinger2022-12-233-96/+120
* sim: switch sim_{read,write} APIs to 64-bit all the time [PR sim/7504]Mike Frysinger2022-12-221-4/+4
* sim: enable common sim_cpu usage everywhereMike Frysinger2022-12-211-2/+0
* sim: sim_cpu: invert sim_cpu storageMike Frysinger2022-12-201-5/+2
* sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger2022-12-201-1/+1
* sim: run: move linking into top-levelMike Frysinger2022-11-051-0/+8
* sim: build: remove various obsolete generation dep variablesMike Frysinger2022-11-041-1/+0
* sim: drop -lm from SIM_EXTRA_LIBSMike Frysinger2022-11-041-1/+0
* sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger2022-11-021-2/+2
* sim: reg: constify store helperMike Frysinger2022-10-311-1/+1
* sim: common: change sim_read & sim_write to use void* buffersMike Frysinger2022-10-311-5/+7
* sim/sh: Remove redundant function declarationTsukasa OI2022-10-291-2/+0
* sim/sh: use fabs instead of absAndrew Burgess2022-10-241-1/+1
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-013-3/+3
* sim: use ## for automake commentsMike Frysinger2021-12-091-18/+18
* sim: sh: switch to new target-newlib-syscallMike Frysinger2021-11-282-25/+23
* sim: split program path out of argv vectorMike Frysinger2021-11-151-4/+1
* sim: sh: fix switch-bool warningsMike Frysinger2021-11-131-51/+28
* sim: sh: rework carry checks to not rely on integer overflowsMike Frysinger2021-11-131-4/+4
* sim: sh: fix conversion of PC to an integerMike Frysinger2021-11-061-1/+1
* sim: sh: clean up time(NULL) callMike Frysinger2021-11-061-1/+1
* sim: sh: break utime logic out of _WIN32 checkMike Frysinger2021-11-061-1/+8
* sim: sh: drop errno externMike Frysinger2021-11-061-1/+0
* sim: sh: fix isnan redefinition with mingw targetsMike Frysinger2021-11-061-0/+2
* sim: sh: enable -Werror everywhereMike Frysinger2021-11-061-3/+0
* sim: sh: fix uninitialized variable usage with pdmsbMike Frysinger2021-11-061-1/+1
* sim: sh: constify a few read-only lookup tablesMike Frysinger2021-11-061-6/+6
* sim: sh: fix various parentheses warningsMike Frysinger2021-11-062-11/+11
* sim: sh: fix unused-value warningsMike Frysinger2021-11-061-3/+3
* sim: sh: rework register layout with anonymous unions & structsMike Frysinger2021-11-063-90/+82
* sim: hoist gencode & opc2c build rules up to common buildsMike Frysinger2021-11-022-21/+48
* sim: sh: reduce -Wno-error scopeMike Frysinger2021-11-011-2/+2
* sim: tighten up gencode outputMike Frysinger2021-10-311-5/+5
* sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger2021-08-171-0/+0
View Lorry Controller Status