summaryrefslogtreecommitdiff
path: root/sim/or1k
Commit message (Expand)AuthorAgeFilesLines
* sim: modules.c: fix generation after recent refactorsMike Frysinger2023-01-151-0/+3
* sim: common: move modules.c to source trackingMike Frysinger2023-01-141-1/+2
* sim: build: drop most recursive build depsMike Frysinger2023-01-141-2/+1
* sim: common: move libcommon.a objects to sourcesMike Frysinger2023-01-141-2/+2
* sim: build: drop subdir Makefile.in filesMike Frysinger2023-01-111-25/+0
* sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger2023-01-101-2/+2
* sim: or1k: move arch-specific file compilation to top-levelMike Frysinger2023-01-101-3/+2
* sim: build: drop support for creating libsim.a in subdirsMike Frysinger2023-01-101-2/+0
* sim: or1k: move libsim.a creation to top-levelMike Frysinger2023-01-102-21/+35
* sim: modules: trigger generation from top-levelMike Frysinger2023-01-101-0/+1
* sim: build: move generated headers to built sourcesMike Frysinger2023-01-021-1/+2
* sim: or1k: hoist cgen rules to top-levelMike Frysinger2023-01-022-34/+11
* sim: replace -I$srcroot/opcodes include with -I$srcrootMike Frysinger2023-01-011-2/+2
* sim: or1k: drop unused rulesMike Frysinger2023-01-011-12/+0
* Update copyright year range in header of all files managed by GDBJoel Brobecker2023-01-0118-18/+18
* sim: cpu: change default init to handle all cpusMike Frysinger2022-12-251-1/+1
* sim: or1k: fix iterator typo when setting up cpusMike Frysinger2022-12-251-1/+1
* sim: or1k: move arch-specific settings to internal headerMike Frysinger2022-12-233-30/+30
* sim: cgen: move cgen-types.h include to cgen-defs.hMike Frysinger2022-12-231-1/+0
* sim: use bfd_vma when reading start addr from bfd infoMike Frysinger2022-12-221-1/+1
* sim: enable common sim_cpu usage everywhereMike Frysinger2022-12-211-2/+0
* sim: or1k: invert sim_cpu storageMike Frysinger2022-12-215-30/+43
* sim: or1k: drop subdir configure logicMike Frysinger2022-11-074-2955/+2
* sim: run: move linking into top-levelMike Frysinger2022-11-051-0/+8
* sim: build: remove various obsolete generation dep variablesMike Frysinger2022-11-041-20/+3
* sim: drop -lm from SIM_EXTRA_LIBSMike Frysinger2022-11-041-2/+0
* sim: cleanup unused SIM_EXTRA_CFLAGSMike Frysinger2022-11-041-2/+0
* sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger2022-11-022-7/+4
* sim: reg: constify store helperMike Frysinger2022-10-312-3/+3
* sim: gdbinit: hoist setup to common codeMike Frysinger2022-02-211-9/+0
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-0118-18/+18
* sim: mips/or1k: drop redundant arg to bitsize macroMike Frysinger2021-12-162-2/+2
* sim: use ## for automake commentsMike Frysinger2021-12-091-18/+18
* sim: install various doc filesMike Frysinger2021-11-191-0/+3
* sim: split program path out of argv vectorMike Frysinger2021-11-151-4/+1
* sim: hoist cgen mloop rules up to common buildsMike Frysinger2021-11-022-15/+38
* sim: or1k: build with -WerrorMike Frysinger2021-11-011-3/+0
* sim: tighten up stamp rulesMike Frysinger2021-10-311-1/+2
* sim: silence stamp touch rulesMike Frysinger2021-10-311-3/+3
* sim: standardize move-if-change rulesMike Frysinger2021-10-311-2/+2
* sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger2021-08-171-0/+0
* sim: unify reserved instruction bits settingsMike Frysinger2021-07-012-2/+4
* sim: unify scache settingsMike Frysinger2021-06-304-26/+6
* sim: move default model to the runtime sim stateMike Frysinger2021-06-305-23/+8
* sim: namespace sim_machsMike Frysinger2021-06-303-1/+11
* sim: model: constify sim_machs storageMike Frysinger2021-06-292-1/+5
* sim: cgen: delete unused record_trace_results functionsMike Frysinger2021-06-282-8/+4
* sim: drop configure scripts for simple portsMike Frysinger2021-06-222-0/+11
* sim: unify hardware settingsMike Frysinger2021-06-213-49/+5
* sim: hw: rework configure option & device selectionMike Frysinger2021-06-212-37/+29
View Lorry Controller Status