summaryrefslogtreecommitdiff
path: root/sim/igen
Commit message (Expand)AuthorAgeFilesLines
* Use GPR_CLEAR instead of GPR_SETNick Clifton2000-05-292-1/+6
* Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2000-05-242-39/+54
* import gdb-1999-09-08 snapshotStan Shebs1999-09-093-53/+73
* import gdb-1999-05-10Stan Shebs1999-05-112-58/+79
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-1640-0/+17322
* Initial creation of sourceware repositoryStan Shebs1999-04-1641-16036/+0
* * gen-engine.c (print_run_body): Prefix instruction_address.Andrew Cagney1998-12-041-2/+18
* Fix incorrect calculation of conditional field when being extractedAndrew Cagney1998-07-292-1/+15
* Add note about limitations of insn_field_cmp().Andrew Cagney1998-07-281-3/+6
* Problems with conditional instruction-table fields (N!M, N=M, ...).Andrew Cagney1998-07-282-67/+185
* * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1998-04-263-0/+17
* * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1998-04-243-32/+81
* * ld-insn.c (load_insn_table): Terminate error with NL.Andrew Cagney1998-04-241-0/+12
* Regenerate configureMichael Meissner1998-04-222-0/+1690
* * gen-icache.c (print_icache_extraction): When generating #defineAndrew Cagney1998-04-212-0/+868
* Broke parsing of !<val>!<val> when adding support for =<field>. Fix.Andrew Cagney1998-04-143-13/+43
* Add support for instruction word conditionals of the form `XXX!YYY'Andrew Cagney1998-04-145-79/+428
* Cleanup INLINE support for simulators using common framework.Andrew Cagney1998-04-043-97/+170
* Don't bother generating trace prefix string when not tracing.Andrew Cagney1998-04-032-99/+102
* * gen-engine.c (print_run_body): Re-extract the CIA afterAndrew Cagney1998-03-241-0/+5
* * Makefile.in: Get SHELL from configure.Stu Grossman1998-03-241-0/+16
* Generate ENGINE_ISSUE hooks as part of SMP simulator.Andrew Cagney1998-02-231-0/+5
* * ld-insn.c (parse_function_record): When -Wnodiscard, suppressAndrew Cagney1998-02-233-77/+255
* mips - for r5900 generate igen simulator.Andrew Cagney1998-01-312-3/+12
* igen: Fix SMP simulator generator support.Andrew Cagney1998-01-314-34/+931
* Use macro GPR_SET(N,VAL) to clear zero registers.Andrew Cagney1998-01-211-0/+47
* * gen-idecode.c (print_jump_until_stop_body): Use `#if 0' instead ofBrendan Kehoe1997-11-041-0/+5
* do not assume NULL is an integer constantMichael Meissner1997-11-041-0/+5
* common/sim-bits.h: Document ROTn macro.Andrew Cagney1997-10-291-0/+4
* Add support for 16 byte quantities to sim-endian macro H2T.Andrew Cagney1997-10-282-27/+78
* Add include-file support to igen.Andrew Cagney1997-10-275-417/+1348
* * gen-semantics.c (print_semantic_body): Use CIA not cia.ip. EscapeAndrew Cagney1997-10-161-0/+6
* Output line-ref to original igen source file when generating traceAndrew Cagney1997-10-143-15/+54
* Add -Wnodiscard option so that warning about discarded instructionsAndrew Cagney1997-10-094-928/+1555
* * configure.in: i386-windows is a cross, so don't expectFelix Lee1997-09-231-1/+1
* Correctly locate `_' in generated names.Andrew Cagney1997-09-191-1/+1
* Change semantic function name to semantic_<INSN>_<FMT> instead ofAndrew Cagney1997-09-192-3/+8
* Differentiate between a non-zero string and a constant zero field.Andrew Cagney1997-09-161-0/+5
* * igen.c (gen_run_c): Handle non-multi-sim case.Andrew Cagney1997-09-152-22/+36
* Update to reflect change to sim/common/aclocal.m4 (allow sim/commonAndrew Cagney1997-09-152-1/+6
* Generate instruction profile call with each instruction.Andrew Cagney1997-09-121-0/+6
* (gen_itable_h): Output an enum defining the max size of the itableAndrew Cagney1997-09-101-0/+7
* Add multi-sim support to simulator.Andrew Cagney1997-09-086-799/+3243
* Passify cross compilation and GCC -WallAndrew Cagney1997-09-013-4/+25
* Clean up formatting of instruction traces.Andrew Cagney1997-06-061-0/+33
* Add a simple dissasembler to igenAndrew Cagney1997-05-294-38/+740
* Extend xor-endian and per-cpu support in core module.Andrew Cagney1997-05-272-0/+148
* Preliminary suport for xor-endian suport in core module.Andrew Cagney1997-05-231-1/+1
* Incorrect test for zero-r0 code gen.Andrew Cagney1997-05-232-2/+12
* o Make tic80 insn file more `cache ready'Andrew Cagney1997-05-162-0/+16
View Lorry Controller Status