summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* i386: Check vector length for EVEX broadcast instructionsH.J. Lu2019-06-193-10/+113
* i386: Check vector length for vshufXXX/vinsertXXX/vextractXXXH.J. Lu2019-06-173-13/+135
* Updated French translation for the opcodes subdirectory.Nick Clifton2019-06-142-78/+86
* opcodes/or1k: Regenerate opcodesStafford Horne2019-06-139-273/+1195
* Add missing ChangeLog entriesPeter Bergner2019-06-121-0/+4
* Remove the ldmx mnemonic that never made it into POWER9.Peter Bergner2019-06-121-2/+0
* i386: Check vector length for EVEX vextractfXX and vinsertfXXH.J. Lu2019-06-053-9/+92
* i386: Check for reserved VEX.vvvv and EVEX.vvvvH.J. Lu2019-06-042-10/+27
* Enable Intel AVX512_VP2INTERSECT insnH.J. Lu2019-06-048-4142/+4240
* Add support for Intel ENQCMD[S] instructionsH.J. Lu2019-06-047-4064/+4190
* Remove an unnecessary set of parentheses in the arm-dis.c source file.Alan Hayward2019-06-042-1/+5
* Don't waste space in prefix_opcd_indicesAlan Modra2019-06-032-1/+5
* x86: Add CheckRegSize to AVX512_BF16 instructions with Disp8ShiftVLH.J. Lu2019-05-283-4/+11
* Regen POTFILES for bpfAlan Modra2019-05-242-0/+11
* PowerPC D-form prefixed loads and storesPeter Bergner2019-05-242-4/+197
* PowerPC add initial -mfuture instruction supportPeter Bergner2019-05-243-1/+130
* opcodes: add support for eBPFJose E. Marchesi2019-05-2314-3/+5837
* [binutils, ARM] <spec_reg> changes for VMRS and VMSR instructionsSudakshina Das2019-05-212-2/+27
* [binutils, Arm] Add support for conditional instructions in Armv8.1-M MainlineSudakshina Das2019-05-212-0/+99
* [binutils, Arm] Add support for shift instructions in MVESudakshina Das2019-05-212-0/+194
* MIPS/gas: Reject $0 as source register for DAUI instructionFaraz Shahbazker2019-05-212-1/+6
* Updated translations for various binutils subdirectories.Nick Clifton2019-05-202-584/+977
* [PATCH 56/57][Arm][OBJDUMP] Add support for MVE instructions: vpnot, vpsel, v...Andre Vieira2019-05-162-0/+154
* [PATCH 55/57][Arm][OBJDUMP] Add support for MVE instructions: vmul, vmulh, vr...Andre Vieira2019-05-162-0/+83
* [PATCH 54/57][Arm][OBJDUMP] Add support for MVE instructions: vmax(a), vmax(a...Andre Vieira2019-05-162-0/+163
* [PATCH 53/57][Arm][OBJDUMP] Add support for MVE instructions: vand, vbrsr, vc...Andre Vieira2019-05-162-0/+76
* [PATCH 52/57][Arm][OBJDUMP] Add support for MVE instructions: vadc, vabav, va...Andre Vieira2019-05-162-0/+154
* [PATCH 51/57][Arm][OBJDUMP] Add support for MVE instructions: lctp, letp, wls...Andre Vieira2019-05-162-3/+24
* [PATCH 50/57][Arm][OBJDUMP] Add support for MVE shift instructionsAndre Vieira2019-05-162-2/+422
* [PATCH 49/57][Arm][OBJDUMP] Add support for MVE complex number instructionsAndre Vieira2019-05-162-0/+152
* [PATCH 48/57][Arm][OBJDUMP] Add support for MVE instructions: vddup, vdwdup, ...Andre Vieira2019-05-162-1/+96
* [PATCH 47/57][Arm][OBJDUMP] Add support for MVE instructions: vaddv, vmlaldav...Andre Vieira2019-05-162-0/+298
* [PATCH 46/57][Arm][OBJDUMP] Add support for MVE instructions: vmovl, vmull, v...Andre Vieira2019-05-162-0/+206
* [PATCH 45/57][Arm][OBJDUMP] Add support for MVE instructions: vmov, vmvn, vor...Andre Vieira2019-05-162-5/+621
* [PATCH 44/57][Arm][OBJDUMP] Add support for MVE instructions: vcvt and vrintAndre Vieira2019-05-162-2/+383
* [PATCH 43/57][Arm][OBJDUMP] Add support for MVE instructions: scatter stores ...Andre Vieira2019-05-162-1/+368
* [PATCH 42/57][Arm][OBJDUMP] Add support for MVE instructions: vldr[bhw] and v...Andre Vieira2019-05-162-0/+278
* [PATCH 41/57][Arm][OBJDUMP] Add support for MVE instructions: vld[24] and vst...Andre Vieira2019-05-162-0/+191
* [PATCH 40/57][Arm][OBJDUMP] Add support for MVE instructions: vdup, veor, vfm...Andre Vieira2019-05-162-14/+222
* [PATCH 39/57][Arm][OBJDUMP] Add support for MVE instructions: vpt, vpst and vcmpAndre Vieira2019-05-162-12/+642
* [PATCH 38/57][Arm][OBJDUMP] Disable the use of MVE reserved coproc numbers in...Andre Vieira2019-05-162-0/+12
* [PATCH 37/57][Arm][OBJDUMP] Add framework for MVE instructionsAndre Vieira2019-05-162-4/+279
* A series of fixes to addres problems detected by compiling the assembler with...Nick Clifton2019-05-142-1/+10
* Add macro expansions for ADD, SUB, DADD and DSUB for MIPS r6Faraz Shahbazker2019-05-102-4/+9
* PowerPC objdump -MrawAlan Modra2019-05-112-3/+10
* Update printing of optional operands during disassembly.Peter Bergner2019-05-091-9/+8
* [binutils][aarch64] Add SVE2 instructions.Matthew Malcomson2019-05-093-941/+4569
* [binutils][aarch64] New SVE_SHLIMM_UNPRED_22 operand.Matthew Malcomson2019-05-096-22/+41
* [binutils][aarch64] New sve_size_tsz_bhs iclass.Matthew Malcomson2019-05-093-0/+24
* [binutils][aarch64] New SVE_Zm4_11_INDEX operand.Matthew Malcomson2019-05-097-14/+36