summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu2021-02-193-32/+54
* RISC-V: Add bfd/cpu-riscv.h to support all spec versions controlling.Nelson Chu2021-02-183-95/+20
* read_leb128 overflow checkingAlan Modra2021-02-172-6/+27
* x86: CVTPI2PD has special behaviorJan Beulich2021-02-163-2/+39
* x86: have preprocessor expand macrosJan Beulich2021-02-163-11/+11
* IBM Z: Implement instruction set extensionsAndreas Krebbel2021-02-153-0/+35
* bfd, opcodes, libctf: support --with-included-gettextNick Alcock2021-02-103-2/+20
* opcodes: tic54x: namespace exported variablesMike Frysinger2021-02-083-8/+26
* RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.Nelson Chu2021-02-042-53/+10
* Segmentation fault i386-genAlan Modra2021-01-262-0/+7
* RISC-V: Indent and GNU coding standards tidy, also aligned the code.Nelson Chu2021-01-152-710/+714
* RISC-V: Error and warning messages tidy.Nelson Chu2021-01-152-1/+5
* RISC-V: Comments tidy and improvement.Nelson Chu2021-01-153-32/+34
* Regen Makefile.in for jobserver.m4 aclocal.m4 dependencyAlan Modra2021-01-132-0/+5
* Implement a workaround for GNU mak jobserverH.J. Lu2021-01-124-0/+28
* Updated translations for some subdirectoriesNick Clifton2021-01-122-237/+282
* Binutils: Check if AR works with --plugin and rcH.J. Lu2021-01-112-3/+16
* aarch64: Remove support for CSREKyrylo Tkachov2021-01-116-1433/+1433
* Updated translations for multiple subdirectoriesNick Clifton2021-01-116-1234/+1453
* Binutils: Pass --plugin to AR and RANLIBH.J. Lu2021-01-092-2/+29
* Change version number to 2.36.50 and regenerate filesNick Clifton2021-01-093-242/+288
* Add Changelog entries and NEWS entries for 2.36 branchNick Clifton2021-01-091-0/+4
* POWER10: Add Return-Oriented Programming instructionsPeter Bergner2021-01-092-1/+51
* configure regenAlan Modra2021-01-092-2/+6
* Updated Swedish translation for the opcodes/ subdirectoryNick Clifton2021-01-082-280/+353
* Fix places in the AArch64 opcodes library code where a call to assert() has s...Nick Clifton2021-01-083-7/+16
* Treat the AArch64 register id_aa64mmfr2_el1 as a core system register.Nick Clifton2021-01-082-1/+7
* libtool.m4: update GNU/Hurd test from upstream. In upstream libtool, 47a889a...Samuel Thibault2021-01-072-11/+5
* Updated French translation for the opcodes/ subdirectory.Nick Clifton2021-01-072-242/+317
* m68k: Require m68020up rather than m68000up for CHK.L instruction.Fredrik Noring2021-01-072-1/+6
* RISC-V: Add pause hint instruction.Philipp Tomsich2021-01-072-0/+7
* RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructions (v0.93).Claire Xenia Wolf2021-01-072-4/+63
* PR27116, Spelling errors found by Debian style checkerAlan Modra2021-01-011-1/+1
* Update year range in copyright notice of binutils filesAlan Modra2021-01-01276-279/+283
* ChangeLog rotationAlan Modra2021-01-012-3269/+3283
* RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.Nelson Chu2020-12-102-0/+9
* RISC-V: Dump CSR according to the elf privileged spec attributes.Nelson Chu2020-12-104-4/+47
* RISC-V: Control fence.i and csr instructions by zifencei and zicsr.Nelson Chu2020-12-102-20/+25
* IBM Z: Add risbgz and risbgnz extended mnemonicsAndreas Krebbel2020-12-043-12/+25
* IBM Z: Add support for HLASM extended mnemonicsAndreas Krebbel2020-12-032-0/+18
* RISC-V: Remove the unimplemented extensions.Nelson Chu2020-12-012-11/+5
* RISC-V: Add zifencei and prefixed h class extensions.Nelson Chu2020-12-012-0/+7
* x86: Do not dump DS/CS segment overrides for branch hintsBorislav Petkov2020-11-292-2/+16
* aarch64: Extract Condition flag manipulation feature from Armv8.4-APrzemyslaw Wirkus2020-11-162-4/+16
* x86: Ignore CS/DS/ES/SS segment-override prefixes in 64-bit modeBorislav Petkov2020-11-142-5/+27
* aarch64: Allow LS64 feature with Armv8.6Przemyslaw Wirkus2020-11-112-1/+5
* Add support for the LMBD (left-most bit detect) instruction to the PRU assemb...Spencer E. Olson2020-11-092-0/+7
* aarch64: Update LS64 feature with system registerPrzemyslaw Wirkus2020-11-092-0/+6
* aarch64: Limit Rt register number for LS64 load/store instructionsPrzemyslaw Wirkus2020-11-096-168/+183
* aarch64: Extract Pointer Authentication feature from Armv8.3-APrzemyslaw Wirkus2020-11-062-33/+45
View Lorry Controller Status