summaryrefslogtreecommitdiff
path: root/opcodes/i386-dis-evex-prefix.h
Commit message (Expand)AuthorAgeFilesLines
* x86: emit {evex} prefix when disassembling ambiguous AVX512VL insnsJan Beulich2022-10-241-24/+24
* x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insnsJan Beulich2022-10-171-6/+6
* x86: fold AVX512-VNNI disassembler entries with AVX-VNNI onesJan Beulich2022-10-171-2/+2
* x86: share yet more VEX table entries with EVEX decodingJan Beulich2022-01-141-90/+0
* x86: consistently use scalar_mode for AVX512-FP16 scalar insnsJan Beulich2022-01-141-15/+15
* x86: reduce AVX512 FP set of insns decoded through vex_w_table[]Jan Beulich2022-01-141-35/+35
* x86: reduce AVX512-FP16 set of insns decoded through vex_w_table[]Jan Beulich2022-01-141-39/+30
* [PATCH 1/2] Enable Intel AVX512_FP16 instructionsCui,Lili2021-08-051-0/+221
* x86: drop vex_scalar_w_dq_modeJan Beulich2021-07-221-2/+2
* x86: drop xmm_m{b,w,d,q}_modeJan Beulich2021-07-221-4/+4
* x86: correct VCVT{,U}SI2SD rounding mode handlingJan Beulich2021-07-221-2/+2
* x86: drop OP_Mask()Jan Beulich2021-07-221-9/+9
* x86: reuse further VEX entries for EVEXJan Beulich2021-03-101-2/+2
* x86: drop Rdq, Rd, and MaskRJan Beulich2020-07-141-2/+2
* x86: simplify decode of opcodes valid with (embedded) 66 prefix onlyJan Beulich2020-07-141-918/+0
* x86: drop further EVEX table entries that can be served by VEX onesJan Beulich2020-07-141-26/+0
* x86: replace %LW by %DQJan Beulich2020-07-141-41/+41
* x86: extend %BW use to VP{COMPRESS,EXPAND}{B,W}Jan Beulich2020-07-141-2/+2
* x86-64: fix {,V}PCMPESTR{I,M} disassembly in Intel modeJan Beulich2020-07-141-2/+2
* x86: fold VCMP_Fixup() into CMP_Fixup()Jan Beulich2020-07-141-2/+2
* x86: introduce %BW to avoid going through vex_w_table[]Jan Beulich2020-07-071-11/+11
* x86: use %LW / %XW instead of going through vex_w_table[]Jan Beulich2020-07-061-15/+15
* x86: drop EVEX table entries that can be made served by VEX onesJan Beulich2020-07-061-90/+0
* x86: AVX512 VPERM{D,Q,PS,PD} insns need to honor EVEX.L'LJan Beulich2020-07-061-2/+2
* x86: AVX512 extract/insert insns need to honor EVEX.L'LJan Beulich2020-07-061-8/+8
* x86: honor VEX.W for VCVT{PH2PS,PS2PH}Jan Beulich2020-07-061-6/+0
* x86: drop EVEX table entries that can be served by VEX onesJan Beulich2020-07-061-480/+0
* x86: utilize X macro in EVEX decodingJan Beulich2020-06-091-98/+26
* x86: replace EXxmm_mdq by EXVexWdqScalarJan Beulich2020-01-311-20/+20
* x86: add missing pseudo ops for VPCLMULQDQ ISA extensionJan Beulich2019-07-011-1/+1
* x86: remove ModRM.mod decoding layer from AVX512F VMOVS{S,D}Jan Beulich2019-07-011-4/+4
* i386: Check vector length for scatter/gather prefetch instructionsH.J. Lu2019-06-271-4/+4
* x86: drop dqa_modeJan Beulich2019-06-251-2/+2
* i386: Break i386-dis-evex.h into small filesH.J. Lu2019-06-211-0/+1969