summaryrefslogtreecommitdiff
path: root/include
Commit message (Expand)AuthorAgeFilesLines
* binutils/readelf: handle AMDGPU relocation typesSimon Marchi2022-03-162-0/+25
* binutils/readelf: handle NT_AMDGPU_METADATA note nameSimon Marchi2022-03-162-0/+8
* binutils/readelf: decode AMDGPU-specific e_flagsSimon Marchi2022-03-162-0/+59
* binutils/readelf: handle AMDGPU OS ABIsSimon Marchi2022-03-162-0/+7
* bfd: add AMDGCN architectureSimon Marchi2022-03-163-0/+42
* Delete PowerPC macro insn supportAlan Modra2022-03-161-26/+0
* PowerPC64 extended instructions in powerpc_macrosAlan Modra2022-03-161-3/+5
* gprofng: a new GNU profilerVladimir Mezentsev2022-03-114-0/+210
* RISC-V: Updated CSRs to privileged spec v1.12 and debug spec v1.0.Nelson Chu2022-02-231-34/+49
* RISC-V: Add Privileged Architecture 1.12 CSRsTsukasa OI2022-02-231-0/+138
* PR28882, build failure with gcc-4.2 due to use of 0b literalsAlan Modra2022-02-131-8/+8
* gdb/fortran: support ptype and print commands for namelist variablesBhuvanendra Kumar N2022-02-111-1/+1
* Rename EM_56800V4 to EM_56800EF.Cary Coutant2022-02-031-1/+1
* Add new e_machine values.Cary Coutant2022-02-031-0/+3
* Fix a probem building the binutils on SPARC/amd64Klaus Ziegler2022-01-252-0/+7
* Add markers for 2.38 branchNick Clifton2022-01-221-0/+4
* PR28751 mbind2a / mbind2b regressions on powerpc*-linuxAlan Modra2022-01-141-0/+3
* Synchronize binutils libiberty sources with gcc version.Nick Clifton2022-01-132-5/+8
* ld: Initial DT_RELR supportH.J. Lu2022-01-121-0/+4
* gas: add visibility support for XCOFFClément Chigot2022-01-122-0/+10
* elf: Set p_align to the minimum page size if possibleH.J. Lu2022-01-051-0/+3
* Update year range in copyright notice of binutils filesAlan Modra2022-01-02289-289/+289
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-0121-21/+21
* RISC-V: Hypervisor ext: support Privileged Spec 1.12Vineet Gupta2021-12-241-0/+100
* RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implementation/testsVineet Gupta2021-12-241-20/+0
* arm: Add support for Armv9.1-A to Armv9.3-ARichard Sandiford2021-12-161-0/+7
* arm: Add support for Armv8.7-A and Armv8.8-ARichard Sandiford2021-12-161-0/+2
* aarch64: Add support for Armv9.1-A to Armv9.3-ARichard Sandiford2021-12-161-40/+62
* RISC-V: Support svinval extension with frozen version 1.0.Nelson Chu2021-12-162-0/+17
* Support AT_FXRNG and AT_KPRELOAD on FreeBSD.John Baldwin2021-12-072-0/+6
* sim: reorder header includesMike Frysinger2021-12-041-2/+3
* aarch64: Add BC instructionRichard Sandiford2021-12-021-1/+3
* aarch64: Enforce P/M/E order for MOPS instructionsRichard Sandiford2021-12-021-7/+25
* aarch64: Add support for +mopsRichard Sandiford2021-12-021-1/+6
* aarch64: Add support for Armv8.8-ARichard Sandiford2021-12-021-0/+3
* aarch64: Tweak insn sequence codeRichard Sandiford2021-12-021-7/+5
* gdb, include: replace pragmas with DIAGNOSTIC macros, fix build with g++ 4.8Simon Marchi2021-12-021-0/+16
* readelf: recognize FDO Packaging Metadata ELF noteLuca Boccassi2021-12-011-0/+3
* Fix the fields in the x_n union inside the the x_file structure so that point...Nick Clifton2021-12-012-5/+15
* RISC-V: The vtype immediate with more than the defined 8 bits are preserved.Nelson Chu2021-11-301-2/+0
* opcodes/riscv: add disassembler options support to libopcodesAndrew Burgess2021-11-262-0/+6
* AArch64: Add support for AArch64 EFI (efi-*-aarch64).Tamar Christina2021-11-232-0/+64
* RISC-V: Support STO_RISCV_VARIANT_CC and DT_RISCV_VARIANT_CC.Nelson Chu2021-11-191-0/+6
* RISC-V: Add instructions and operand set for z[fdq]inxjiawei2021-11-181-0/+3
* aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus2021-11-171-0/+1
* aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus2021-11-171-0/+3
* aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus2021-11-171-1/+11
* aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus2021-11-171-0/+1
* aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus2021-11-171-0/+14
* aarch64: [SME] Add SME instructionsPrzemyslaw Wirkus2021-11-171-0/+4
View Lorry Controller Status