summaryrefslogtreecommitdiff
path: root/gdb/riscv-tdep.h
Commit message (Expand)AuthorAgeFilesLines
* Update copyright year range in header of all files managed by GDBJoel Brobecker2023-01-011-1/+1
* Change GDB to use frame_info_ptrTom Tromey2022-10-101-1/+1
* gdb/riscv: better support for fflags and frm registersAndrew Burgess2022-08-311-0/+6
* gdb: rename gdbarch_tdep struct to fix g++ 4.8 buildAndrew Burgess2022-07-261-1/+1
* Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2022-01-011-1/+1
* gdb: fix gdbarch_tdep ODR violationSimon Marchi2021-11-151-2/+3
* gdb: Support stepping out from signal handler on riscv*-linuxLancelot SIX2021-07-161-0/+4
* gdb/riscv: add support for vector registers in target descriptionsAndrew Burgess2021-06-211-1/+7
* gdb/riscv: make riscv target description names globalAndrew Burgess2021-03-051-0/+3
* gdb/riscv: use a single regset supply function for riscv fbsd & linuxAndrew Burgess2021-01-181-0/+23
* Update copyright year range in all GDB filesJoel Brobecker2021-01-011-1/+1
* gdb/riscv: rewrite target description validation, add rv32e supportAndrew Burgess2020-12-021-0/+5
* gdb/riscv: add ability to decode dwarf CSR numbersAndrew Burgess2020-11-111-0/+2
* gdb/riscv: Record information about unknown tdesc registersAndrew Burgess2020-06-251-0/+15
* [PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu2020-05-201-1/+1
* RISC-V: Support the ISA-dependent CSR checking.Nelson Chu2020-02-201-1/+1
* Update copyright year range in all GDB files.Joel Brobecker2020-01-011-1/+1
* gdb/riscv: Split ISA and ABI featuresAndrew Burgess2019-01-011-7/+30
* Update copyright year range in all GDB files.Joel Brobecker2019-01-011-1/+1
* gdb/riscv: Add gdb to dwarf register number mappingAndrew Burgess2018-12-221-0/+9
* gdb/riscv: Add target description supportAndrew Burgess2018-11-211-23/+6
* RISC-V: Linux signal frame support.Jim Wilson2018-10-261-1/+10
* RISC-V: Print FP regs as union of float types.Jim Wilson2018-10-221-0/+4
* gdb/riscv: Provide non-DWARF stack unwinderAndrew Burgess2018-09-031-0/+2
* Minor formatting fixes in riscv-tdep.hTom Tromey2018-08-091-4/+6
* RISC-V: Add software single step support.Jim Wilson2018-08-081-0/+4
* RISC-V: Make riscv_isa_xlen a global function.Jim Wilson2018-08-081-0/+3
* RISC-V: Correct legacy misa register number.Jim Wilson2018-07-171-2/+2
* gdb/riscv: Remove 'Contributed by....' commentsAndrew Burgess2018-03-061-5/+0
* gdb: Initial baremetal riscv supportAndrew Burgess2018-03-061-0/+84
View Lorry Controller Status