summaryrefslogtreecommitdiff
path: root/gas/ChangeLog
Commit message (Expand)AuthorAgeFilesLines
...
* Fix minor NDS32 renaming snafu.Nick Clifton2021-07-021-0/+5
* opcodes: constify & scope microblaze opcodesMike Frysinger2021-07-011-0/+5
* opcodes: constify aarch64_opcode_tablesMike Frysinger2021-07-011-0/+6
* gas: update csect alignment for PPC prefixed instructions on XCOFFClément Chigot2021-06-241-0/+5
* picojava assembler and disassembler fixesAlan Modra2021-06-221-0/+9
* ubsan errors when 32-bit bfdAlan Modra2021-06-191-0/+4
* ppc raw test failure when 32-bit bfdAlan Modra2021-06-191-0/+5
* gas: fold symbol table entries generated for .startof.() / .sizeof.()Jan Beulich2021-06-181-0/+7
* Fix an assertion failure in the AArch64 assembler triggered by incorrect inst...Nick Clifton2021-06-171-0/+7
* gas: handle csect in bss section for XCOFFClément Chigot2021-06-171-0/+7
* gas: ensure sections contents is zero for BFD_RELOC_PPC*_TLSM on XCOFF.Clément Chigot2021-06-171-0/+10
* gas: fix hex float parsing from .dcb.? directivesJan Beulich2021-06-161-0/+6
* gas: fix overflow diagnosticsJan Beulich2021-06-161-0/+10
* x86: bring "gas --help" output for --32 etc in sync with realityJan Beulich2021-06-151-0/+7
* x86: simplify .dispNN settingJan Beulich2021-06-151-0/+7
* x86: slightly simplify offset_in_range()Jan Beulich2021-06-151-0/+5
* x86: harmonize disp with imm handlingJan Beulich2021-06-151-0/+10
* x86: make offset_in_range()'s warning contents useful (again)Jan Beulich2021-06-151-0/+5
* x86: off-by-1 in offset_in_range()Jan Beulich2021-06-151-0/+9
* x86: permit parenthesized expressions again as addressing scale factorJan Beulich2021-06-151-0/+8
* gas: fold three as_warn() in emit_expr_with_reloc()Jan Beulich2021-06-141-0/+4
* gas: drop TC_ADDRESS_BYTES conditionalsJan Beulich2021-06-141-0/+6
* x86: Always define TC_PARSE_CONS_EXPRESSIONH.J. Lu2021-06-111-0/+6
* RISC-V: Update the riscv_opts.[rvc|rve] in the riscv_set_arch.Nelson Chu2021-06-111-0/+6
* arm: avoid "shadowing" of glibc function nameJan Beulich2021-06-101-0/+8
* arm: fix array-out-of-bounds upon register parsing errorJan Beulich2021-06-101-0/+4
* x86: suppress LEA optimization in a specific 16-bit caseJan Beulich2021-06-101-0/+8
* x86: cover a.out in recently added testsJan Beulich2021-06-081-0/+6
* x86: minor improvements to optimize_imm() (part II)Jan Beulich2021-06-081-0/+5
* x86: minor improvements to optimize_disp() (part II)Jan Beulich2021-06-081-0/+5
* x86-64: avoid bogus warnings with 32-bit addressingJan Beulich2021-06-081-0/+11
* x86: minor improvements to optimize_disp() (part I)Jan Beulich2021-06-081-0/+5
* x86: honor quoted figure braces in i386_att_operand()Jan Beulich2021-06-071-0/+7
* x86: better respect quotes in parse_operands()Jan Beulich2021-06-071-0/+10
* x86: allow unary operators to start a memory operandJan Beulich2021-06-071-0/+8
* x86: make symbol quotation check consistent in i386_att_operand()Jan Beulich2021-06-071-0/+7
* x86: correct absolute branch check with segment overrideJan Beulich2021-06-071-0/+5
* x86/Intel: drop unnecessary bracket matching from parse_operands()Jan Beulich2021-06-071-0/+5
* x86: remove pointless 2nd parameter from check_VecOperations()Jan Beulich2021-06-071-0/+6
* x86: immediate operands don't allow for vector operationsJan Beulich2021-06-071-0/+4
* ix86: wrap constantsJan Beulich2021-06-071-0/+9
* PR1202, mcore disassembler: wrong address looptAlan Modra2021-06-031-0/+5
* PowerPC table driven -Mraw disassemblyAlan Modra2021-05-291-0/+6
* MIPS/GAS/testsuite: Add C0, C1, C2, C3 opcode testsMaciej W. Rozycki2021-05-291-0/+56
* MIPS/GAS/testsuite: Run RFE test across all ISAsMaciej W. Rozycki2021-05-291-0/+10
* MIPS/GAS/testsuite: Run coprocessor tests across all ISAsMaciej W. Rozycki2021-05-291-0/+99
* MIPS/opcodes: Accurately record coprocessor opcode CPU/ISA membershipMaciej W. Rozycki2021-05-291-0/+6
* MIPS/GAS/testsuite: Add tests for coprocessor branch instructionsMaciej W. Rozycki2021-05-291-0/+18
* MIPS/opcodes: Disassemble the RFE instructionMaciej W. Rozycki2021-05-291-0/+6
* MIPS/opcodes: Add legacy CP1 control register namesMaciej W. Rozycki2021-05-291-0/+12
View Lorry Controller Status