summaryrefslogtreecommitdiff
path: root/sim/mcore/interp.c
diff options
context:
space:
mode:
authorChen Gang <gang.chen.5i5j@gmail.com>2015-01-31 06:06:38 +0800
committerChen Gang <gang.chen.5i5j@gmail.com>2015-02-03 04:03:38 +0800
commitcd71915c7738f0992daefe0320b10e3b1960535c (patch)
treece2be59d429be90d15f53f038dde8814949bae6b /sim/mcore/interp.c
parentc9ba137e2157b989b878198f94c7d5f01a937500 (diff)
downloadbinutils-gdb-cd71915c7738f0992daefe0320b10e3b1960535c.tar.gz
sim: Be sure of calling freeargv() after successfully call buildargv().
Or there will be memory leak. 2015-02-02 Chen Gang <gang.chen.5i5j@gmail.com> * mcore/interp.c (sim_do_command): Call freeargv() before return.
Diffstat (limited to 'sim/mcore/interp.c')
-rw-r--r--sim/mcore/interp.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/sim/mcore/interp.c b/sim/mcore/interp.c
index d2edd126c3f..dfaa6aacbd0 100644
--- a/sim/mcore/interp.c
+++ b/sim/mcore/interp.c
@@ -2143,6 +2143,7 @@ sim_do_command (sd, cmd)
if ((simargv[1] == NULL) || (simargv[2] == NULL))
{
fprintf (stderr, "Error: missing argument to watch cmd.\n");
+ freeargv (simargv);
return;
}
@@ -2187,6 +2188,8 @@ sim_do_command (sd, cmd)
fprintf (stderr,"Error: \"%s\" is not a valid M.CORE simulator command.\n",
cmd);
}
+
+ freeargv (simargv);
}
else
{