summaryrefslogtreecommitdiff
path: root/sim/d10v
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2022-12-22 21:53:51 -0500
committerMike Frysinger <vapier@gentoo.org>2022-12-22 21:55:47 -0500
commit4c337f2dd3df1f97d9dc17ace5708f5cdc4512dc (patch)
tree6c91cd6023e585e830560f323112b2bc68652069 /sim/d10v
parentbe2e4e65380f625f01648678798aaecf5a66bc48 (diff)
downloadbinutils-gdb-4c337f2dd3df1f97d9dc17ace5708f5cdc4512dc.tar.gz
sim: mcore: replace custom "word" type with int32_t
This is a 32-bit architecture with 32-bit registers, so replace the custom "word" long int typedef with an explicit int32_t. This is a correctness fix since long will be 64-bits on most 64-bit hosts.
Diffstat (limited to 'sim/d10v')
0 files changed, 0 insertions, 0 deletions