blob: 2d720fba655609c61e2452fbb517cf25b9beed8e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
/**
* @file
* @author Marcel Smit (msmit@remedy.nl)
*/
#ifndef RECEIVER_IDL
#define RECEIVER_IDL
#include "Connector/Writer_Connector.idl"
module Writer
{
component Receiver
{
port WriterTestConnector::DDS_Listen info_out;
attribute unsigned short iterations;
attribute unsigned short keys;
};
};
#endif
|
