1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2020 Cortina-Access Ltd.
* Common UART Driver for Cortina Access CAxxxx line of SoCs
*
*/
#include <common.h>
#include <dm.h>
#include <errno.h>
#include <watchdog.h>
#include <asm/io.h>
#include <serial.h>
#include <linux/bitops.h>
#include <linux/compiler.h>
/* Register definitions */
#define UCFG 0x00 /* UART config register */
#define UFC 0x04 /* Flow Control */
#define URX_SAMPLE 0x08 /* UART RX Sample register */
#define URT_TUNE 0x0C /* Fine tune of UART clk */
#define UTX_DATA 0x10 /* UART TX Character data */
#define URX_DATA 0x14 /* UART RX Character data */
#define UINFO 0x18 /* UART Info */
#define UINT_EN0 0x1C /* UART Interrupt enable 0 */
#define UINT_EN1 0x20 /* UART Interrupt enable 1 */
#define UINT0 0x24 /* UART Interrupt 0 setting/clearing */
#define UINT1 0x28 /* UART Interrupt 1 setting/clearing */
#define UINT_STAT 0x2C /* UART Interrupt Status */
/* UART Control Register Bit Fields */
#define UCFG_BAUD_COUNT_MASK 0xFFFFFF00
#define UCFG_BAUD_COUNT(x) ((x << 8) & UCFG_BAUD_COUNT_MASK)
#define UCFG_EN BIT(7)
#define UCFG_RX_EN BIT(6)
#define UCFG_TX_EN BIT(5)
#define UCFG_PARITY_EN BIT(4)
#define UCFG_PARITY_SEL BIT(3)
#define UCFG_2STOP_BIT BIT(2)
#define UCFG_CNT1 BIT(1)
#define UCFG_CNT0 BIT(0)
#define UCFG_CHAR_5 0
#define UCFG_CHAR_6 1
#define UCFG_CHAR_7 2
#define UCFG_CHAR_8 3
#define UINFO_TX_FIFO_EMPTY BIT(3)
#define UINFO_TX_FIFO_FULL BIT(2)
#define UINFO_RX_FIFO_EMPTY BIT(1)
#define UINFO_RX_FIFO_FULL BIT(0)
#define UINT_RX_NON_EMPTY BIT(6)
#define UINT_TX_EMPTY BIT(5)
#define UINT_RX_UNDERRUN BIT(4)
#define UINT_RX_OVERRUN BIT(3)
#define UINT_RX_PARITY_ERR BIT(2)
#define UINT_RX_STOP_ERR BIT(1)
#define UINT_TX_OVERRUN BIT(0)
#define UINT_MASK_ALL 0x7F
struct ca_uart_priv {
void __iomem *base;
};
int ca_serial_setbrg(struct udevice *dev, int baudrate)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
unsigned int uart_ctrl, baud, sample;
baud = CORTINA_UART_CLOCK / baudrate;
uart_ctrl = readl(priv->base + UCFG);
uart_ctrl &= ~UCFG_BAUD_COUNT_MASK;
uart_ctrl |= UCFG_BAUD_COUNT(baud);
writel(uart_ctrl, priv->base + UCFG);
sample = baud / 2;
sample = (sample < 7) ? 7 : sample;
writel(sample, priv->base + URX_SAMPLE);
return 0;
}
static int ca_serial_getc(struct udevice *dev)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
int ch;
ch = readl(priv->base + URX_DATA) & 0xFF;
return (int)ch;
}
static int ca_serial_putc(struct udevice *dev, const char ch)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
unsigned int status;
/* Retry if TX FIFO full */
status = readl(priv->base + UINFO);
if (status & UINFO_TX_FIFO_FULL)
return -EAGAIN;
writel(ch, priv->base + UTX_DATA);
return 0;
}
static int ca_serial_pending(struct udevice *dev, bool input)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
unsigned int status;
status = readl(priv->base + UINFO);
if (input)
return (status & UINFO_RX_FIFO_EMPTY) ? 0 : 1;
else
return (status & UINFO_TX_FIFO_FULL) ? 1 : 0;
}
static int ca_serial_probe(struct udevice *dev)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
u32 uart_ctrl;
/* Set data, parity and stop bits */
uart_ctrl = UCFG_EN | UCFG_TX_EN | UCFG_RX_EN | UCFG_CHAR_8;
writel(uart_ctrl, priv->base + UCFG);
return 0;
}
static int ca_serial_ofdata_to_platdata(struct udevice *dev)
{
struct ca_uart_priv *priv = dev_get_priv(dev);
priv->base = dev_remap_addr_index(dev, 0);
if (!priv->base)
return -ENOENT;
return 0;
}
static const struct dm_serial_ops ca_serial_ops = {
.putc = ca_serial_putc,
.pending = ca_serial_pending,
.getc = ca_serial_getc,
.setbrg = ca_serial_setbrg,
};
static const struct udevice_id ca_serial_ids[] = {
{.compatible = "cortina,ca-uart"},
{}
};
U_BOOT_DRIVER(serial_cortina) = {
.name = "serial_cortina",
.id = UCLASS_SERIAL,
.of_match = ca_serial_ids,
.ofdata_to_platdata = ca_serial_ofdata_to_platdata,
.priv_auto_alloc_size = sizeof(struct ca_uart_priv),
.probe = ca_serial_probe,
.ops = &ca_serial_ops
};
|
