summaryrefslogtreecommitdiff
path: root/board/aspeed/ast2300/videotest.c
blob: f2e4953e949d610133d6b2d98bfb47d28d8affe0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
/*
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/*
 * Diagnostics support
 */
#include <common.h>
#include <command.h>
#include <malloc.h>
#include <post.h>

#include "slt.h"
#define WIN_GLOBALS
#include "type.h"
#include "vreg.h"
#define VESA_GLOBALS
#include "vesa.h"
#include "vfun.h"
#include "vdef.h"
#include "vhace.h"
#include "crt.h"
#include "videotest.h"

#define VHASH_ALIGNMENT			16
#define VHASH_MAX_DST			(32+VHASH_ALIGNMENT)


#if ((CFG_CMD_SLT & CFG_CMD_VIDEOTEST) && defined(CONFIG_SLT))
#include "videotest.h"

#define RAND_MAX 32767 //2^16-1

ULONG randSeed = 1;

void srand(ULONG seed)
{
  randSeed = seed;
}

int rand(void)
{
  randSeed = randSeed * 214013 + 2531011;
  return (int)(randSeed >> 17); //32 -15 = 17
}

//static unsigned char CaptureVideo1Buf1Addr[VIDEO_SOURCE_SIZE], CaptureVideo1Buf2Addr[VIDEO_SOURCE_SIZE], Video1CompressBufAddr[CRYPTO_MAX_CONTEXT];
ULONG pCaptureVideo1Buf1Addr[VIDEO_SOURCE_SIZE/4], pCaptureVideo1Buf2Addr[VIDEO_SOURCE_SIZE/4], pVideo1CompressBufAddr[VIDEO_MAX_STREAM_SIZE/4], pVideo1FlagBufAddr[VIDEO_FLAG_SIZE];
ULONG pCaptureVideo2Buf1Addr[VIDEO_SOURCE_SIZE/4], pCaptureVideo2Buf2Addr[VIDEO_SOURCE_SIZE/4], pVideo2CompressBufAddr[VIDEO_MAX_STREAM_SIZE/4], pVideo2FlagBufAddr[VIDEO_FLAG_SIZE];

ULONG pVHashDstBuffer[VHASH_MAX_DST/4];

ULONG pVideo1DecAddr[VIDEO_SOURCE_SIZE/4];
ULONG pCrt1Addr[VIDEO_SOURCE_SIZE/4];
//ULONG pCap1Addr[VIDEO_SOURCE_SIZE/4];

BOOL AllocateEncodeBufHost(ULONG MMIOBase, int nVideo)
{
    //ULONG     Addr;
    //ULONG     dwRegOffset = nVideo * 0x100;

    if (VIDEO1 == nVideo)
    {
        
        //Addr = (ULONG)malloc(pVideoInfo->SrcWidth * pVideoInfo->SrcHeight * 4);
        //pCaptureVideo1Buf1Addr = malloc(VIDEO_SOURCE_SIZE);

        g_CAPTURE_VIDEO1_BUF1_ADDR = vBufAlign((ULONG)pCaptureVideo1Buf1Addr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_1_ADDR_REG, g_CAPTURE_VIDEO1_BUF1_ADDR, BUF_1_ADDR_MASK);
        
        //Addr = (ULONG)malloc(pVideoInfo->SrcWidth * pVideoInfo->SrcHeight * 4);
        //pCaptureVideo1Buf2Addr = malloc(VIDEO_SOURCE_SIZE);

        g_CAPTURE_VIDEO1_BUF2_ADDR = vBufAlign((ULONG)pCaptureVideo1Buf2Addr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_2_ADDR_REG, g_CAPTURE_VIDEO1_BUF2_ADDR, BUF_2_ADDR_MASK);
        
        //Addr = (ULONG)malloc(pVideoInfo->uStreamBufSize.StreamBufSize.RingBufNum * pVideoInfo->uStreamBufSize.StreamBufSize.PacketSize)
        //pVideo1CompressBufAddr = malloc(VIDEO_MAX_STREAM_SIZE);
        g_VIDEO1_COMPRESS_BUF_ADDR = vBufAlign((ULONG)pVideo1CompressBufAddr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_ADDR_REG, g_VIDEO1_COMPRESS_BUF_ADDR, BUF_2_ADDR_MASK);
        
        //Addr = (ULONG)malloc((pVideoInfo->SrcHeigh/64) * pVideoInfo->SrcWidth * 8);
        //g_VIDEO1_CRC_BUF_ADDR = vBufAlign((ULONG)malloc(VIDEO_MAX_STREAM_SIZE));
        //WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_CRC_BUF_ADDR_REG, g_VIDEO1_CRC_BUF_ADDR, BUF_2_ADDR_MASK);
        

        //Addr = (ULONG)malloc(pVideoInfo->SrcHeigh * pVideoInfo->SrcWidth  / 128 (/64*4/8));
        //pVideo1FlagBufAddr = malloc(VIDEO_FLAG_SIZE);
        g_VIDEO1_FLAG_BUF_ADDR = vBufAlign((ULONG)pVideo1FlagBufAddr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_FLAG_BUF_ADDR_REG, g_VIDEO1_FLAG_BUF_ADDR, BUF_2_ADDR_MASK);
    }
    else if (VIDEO2 == nVideo)
    {
        //Addr = (ULONG)malloc(pVideoInfo->SrcWidth * pVideoInfo->SrcHeight * 4);
        //pCaptureVideo2Buf1Addr = malloc(VIDEO_SOURCE_SIZE);
        g_CAPTURE_VIDEO2_BUF1_ADDR = vBufAlign((ULONG)pCaptureVideo2Buf1Addr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO2_BUF_1_ADDR_REG, g_CAPTURE_VIDEO2_BUF1_ADDR, BUF_1_ADDR_MASK);
        
        //Addr = (ULONG)malloc(pVideoInfo->SrcWidth * pVideoInfo->SrcHeight * 4);
        //pCaptureVideo2Buf2Addr = malloc(VIDEO_SOURCE_SIZE);
        g_CAPTURE_VIDEO2_BUF2_ADDR = vBufAlign((ULONG)pCaptureVideo2Buf2Addr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO2_BUF_2_ADDR_REG, g_CAPTURE_VIDEO2_BUF2_ADDR, BUF_2_ADDR_MASK);
        
        //Addr = (ULONG)malloc(pVideoInfo->uStreamBufSize.StreamBufSize.RingBufNum * pVideoInfo->uStreamBufSize.StreamBufSize.PacketSize)
        //pVideo2CompressBufAddr = malloc(VIDEO_MAX_STREAM_SIZE);
        g_VIDEO2_COMPRESS_BUF_ADDR = vBufAlign((ULONG)pVideo2CompressBufAddr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO2_COMPRESS_BUF_ADDR_REG, g_VIDEO2_COMPRESS_BUF_ADDR, BUF_2_ADDR_MASK);
        
        //Addr = (ULONG)malloc((pVideoInfo->SrcHeigh/64) * pVideoInfo->SrcWidth * 8);
        //g_VIDEO1_CRC_BUF_ADDR = vBufAlign((ULONG)malloc(VIDEO_MAX_STREAM_SIZE));
        //WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_CRC_BUF_ADDR_REG, g_VIDEO1_CRC_BUF_ADDR, BUF_2_ADDR_MASK);
        

        //Addr = (ULONG)malloc(pVideoInfo->SrcHeigh * pVideoInfo->SrcWidth  / 128 (/64*4/8));
        //pVideo2FlagBufAddr = malloc(VIDEO_FLAG_SIZE);
        g_VIDEO2_FLAG_BUF_ADDR = vBufAlign((ULONG)pVideo2FlagBufAddr);
        WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO2_FLAG_BUF_ADDR_REG, g_VIDEO2_FLAG_BUF_ADDR, BUF_2_ADDR_MASK);
    }
  
}

/********************************************************/
/* 1. product random data to encode                     */
/* 2. use hash to verify encode function                */
/* 3. use encode stream to decompress original data     */
/********************************************************/
int CodecTest(void)
{
    int	  num, i=0, j=0;
    ULONG ulTemp = 0, ulTemp2;
    int   dwValue;
    ULONG ulHWWp;
    ULONG ulHWPt;

    //max size
    ULONG tArray[32/4];
    
    //mode detection
    BOOL	bExternal = TRUE;
    BOOL	bAnalog = TRUE;
    ULONG	Status;	    

#if defined(CONFIG_AST2300)
    ULONG ulHashSha1[5]  = {0x3f0c2ad6,0xc8eb7074,0xa9929352,0xfcd5b8b0,0x76fa8461};
    ULONG aHashDecode[5] = {0xb23b62bb,0xd22a602b,0x113038a0,0x7217c6ab,0xcb156f06};
#else
    ULONG ulHashSha1[5] = {0x2a19e99f,0x99b1bb2d,0x9ac82862,0x49205e43,0x6bc4b4d7};
    ULONG aHashDecode[5] = {0x2907a827,0xaf337079,0x47817f1f,0xb0b7cd68,0x8d33bd2};
#endif

    //Load pattern to src1 & src2 buffer
    srand(1);

    //Total size : DefWidth*DeHeight*4
    //rand function: 16 bits one time is equal to 2 bytes
    //OutdwmBankMode: 32 bits one time is equal to 4 bytes
    for (i=0; i<g_DefWidth*g_DefHeight*2; i++)
    {
	if (i%2)
	{
	    ulTemp2 = rand();
	    ulTemp = (ulTemp2 << 16) | ulTemp;
	    //WriteMemoryLongHost(DRAM_BASE, g_CAPTURE_VIDEO1_BUF1_ADDR + ((i-1)/2)*4, ulTemp);
	    *(((ULONG *)g_CAPTURE_VIDEO1_BUF1_ADDR) + (i-1)/2) = ulTemp;
	    ulTemp = 0;
	}
	else
	{
	    ulTemp = rand();
	}
    }

    /* init encoder engine */
    InitializeVideoEngineHost (0,
			       VIDEO1,
			       vModeTable[2].HorPolarity,
			       vModeTable[2].VerPolarity);

    /* reset offset pointer register*/    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, 0, VIDEO_CODEC_TRIGGER | VIDEO_CAPTURE_TRIGGER);

    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_READ_OFFSET_REG, 0, COMPRESS_BUF_READ_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_CODEC_OFFSET_READ, 0, BUF_CODEC_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_PROCESS_OFFSET_REG, 0, COMPRESS_BUF_PROCESS_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_FRAME_END_READ, 0, COMPRESS_FRAME_END_READ_MASK);

    /* start compress stream */
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, MODE_DETECTION_TRIGGER, MODE_DETECTION_TRIGGER);
    //Stream mode: set CODEC trigger first
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, VIDEO_CODEC_TRIGGER, VIDEO_CODEC_TRIGGER);

    //Stream mode: start trigger (only trigger capture bit)
    StartVideoCaptureTriggerHost(0, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG);

    //stop engine
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, 0, 0xFF);    
#if defined(CONFIG_AST2300)
    do {	/* wait compress engine idle */
	ulTemp = ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG);    	
    } while (!(ulTemp & 0x40000));	
#endif

    //read 30 times to get HW write pointer
    for (i=0; i<30000; i++)
	ulHWWp = ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_BUF_CODEC_OFFSET_READ);

    g_HashSrcBuffer = g_VIDEO1_COMPRESS_BUF_ADDR + 128; //skip encode data 128 byte	
    g_HashDstBuffer = v16byteAlign((unsigned long)pVHashDstBuffer);
    ulTemp = 300;

    //Enable hash clock
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_CLOCK_STOP_REG, EN_HACE, STOP_HACE_MASK);
    g_HashMethod.HashMode = VHASHMODE_SHA1;
    g_HashMethod.DigestLen = 20;
    HashAst3000(ulTemp, tArray, g_HashMethod.HashMode);

    if (strncmp((const char *)tArray, (const char *)ulHashSha1, g_HashMethod.DigestLen))
    {
	printf("[VIDEO] Encoder Test: Wrong\n");
        //ExitVideoTest();
        return VIDEO_ENCODE_FAIL;
    }
    else
    {    
	printf("[VIDEO] Encoder Test: Pass\n");
    }

#if 0
    /******** prepare for next decoding test at the same chip ***********/
    ResetVideoHost();

    dwValue=0;

    do
    {
	dwValue = UnlockVideoRegHost(0, VIDEO_UNLOCK_KEY);
	i++;
    }
    while ((VIDEO_UNLOCK != dwValue) && (i<10));

    if (VIDEO_UNLOCK != dwValue)
    {
	printf("[VIDEO] Video register is locked");
	return VIDEO_UNLOCK_FAIL;
    }

    // allocate decoding buffer
    //Use Compress buffer last time, and Don't need to allocate
    g_VIDEO1_DECODE_BUF_1_ADDR = g_VIDEO1_COMPRESS_BUF_ADDR;
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_1_ADDR_REG, g_VIDEO1_DECODE_BUF_1_ADDR, BUF_1_ADDR_MASK);
    
    //	pVideo1DecAddr = malloc(VIDEO_SOURCE_SIZE);
    g_VIDEO1_DECOMPRESS_BUF_ADDR = vBufAlign((unsigned long)pVideo1DecAddr);    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_ADDR_REG, g_VIDEO1_DECOMPRESS_BUF_ADDR, COMPRESS_BUF_ADDR_MASK);
    
    //Addr = (ULONG)malloc(256);
    //g_VIDEO1_RC4_BUF_ADDR = Addr;
    //g_VIDEO1_DECODE_RC4_BUF_ADDR = g_VIDEO1_DECOMPRESS_BUF_ADDR + 0x800000; //assume video size is 8MB for umcompressed buf;
    //WriteMemoryLongWithMASKClient(VIDEO_REG_BASE, VIDEO1_RC4_TABLE_ADDR, g_VIDEO1_DECODE_RC4_BUF_ADDR, RC4_TABLE_ADDR_MASK);

    //HW recommanded value
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_2_ADDR_REG, g_VIDEO1_DECOMPRESS_BUF_ADDR, BUF_2_ADDR_MASK);
    //WriteMemoryLongWithMASKClient(VIDEO_REG_BASE, VIDEO1_BUF_2_ADDR_REG, 0, BUF_2_ADDR_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_CRC_BUF_ADDR_REG, 0, BUF_2_ADDR_MASK);            

    /* init encoder engine */
    InitializeVideoEngineClient (0, VIDEO1);

    /* reset offset pointer register*/    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, 0, VIDEO_CODEC_TRIGGER | VIDEO_CAPTURE_TRIGGER);

    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_READ_OFFSET_REG, 0, COMPRESS_BUF_READ_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_CODEC_OFFSET_READ, 0, BUF_CODEC_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_BUF_PROCESS_OFFSET_REG, 0, COMPRESS_BUF_PROCESS_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_COMPRESS_FRAME_END_READ, 0, COMPRESS_FRAME_END_READ_MASK);

    StartVideoCodecTriggerHost(0, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG);

    //wrtie SW write pointer
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_DECOMPRESS_BUF_PROCESS_OFFSET_REG, ulHWWp, COMPRESS_BUF_READ_OFFSET_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_DECOMPRESS_BUF_WRITE_OFFSET_REG, ulHWWp, COMPRESS_BUF_READ_OFFSET_MASK);

    i = 0;

    do
    {
        ulHWPt = ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_BUF_CODEC_OFFSET_READ);
        i++;
    }while((ulHWPt != ulHWWp) && (i<10000));

    if (10000 > i)
    {
 	printf("[VIDEO] Decoder Pointer cannot move!!! /n");
        //ExitVideoTest();
	return VIDEO_DECODE_FAIL;       
    }
        
    //8*8 YUVA block
    for (i=24; i<g_DefWidth*g_DefHeight; i=i+32)
    {
        *(((ULONG *)g_VIDEO1_DECOMPRESS_BUF_ADDR) + i) = 0x0;
	*(((ULONG *)g_VIDEO1_DECOMPRESS_BUF_ADDR) + i+1) = 0x0;
    }

    g_HashSrcBuffer = g_VIDEO1_DECOMPRESS_BUF_ADDR;
    //g_HashDstBuffer = VIDEO1_EN_BASE + VIDEO_ALL_SIZE; //config forward

    ulTemp = 300;

    //Enable hash clock
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_CLOCK_STOP_REG, EN_HACE, STOP_HACE_MASK);
    g_HashMethod.HashMode = VHASHMODE_SHA1;
    g_HashMethod.DigestLen = 20;
    HashAst3000(ulTemp, tArray, g_HashMethod.HashMode);

    if (strncmp((const char *)tArray, (const char *)aHashDecode, g_HashMethod.DigestLen))
    {
	printf("[VIDEO] Decoder Test: Wrong\n");
        //ExitVideoTest();
        return VIDEO_DECODE_FAIL;
    }
    else
    {
	printf("[VIDEO] Decoder Test: Pass\n");
    }
#endif

    return VIDEO_TEST_OK;
}

/********************************************************/
/*  Only used in the host                               */
/*  test function: Mode detection and Capture pattern   */
/********************************************************/
int CapTest(void)
{
    ULONG   dwValue, Status;
    int     i;
    BOOL    bAnalog;
    ULONG	HStart, HEnd, VStart, VEnd;
    USHORT	usCRTHor, usCRTVer;
    ULONG   ulHor, ulVer;
    ULONG   ulVGABaseAddr, ulCapAddr;
    ULONG   ulFlag;
    
    printf("\n --------- Mode Detection Test --------- \n");
    //clear clear register
    WriteMemoryLongHost(VIDEO_REG_BASE, VIDEO1_CONTROL_REG, 0);
    dwValue = ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_CONTROL_REG);

    //  Note: Current mode detection procedure has to set signal input 1st
    //Note: Clear and enable interrupt Encode
    ClearVideoInterruptHost(0, VIDEO1_MODE_DETECTION_READY_CLEAR);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO_INT_CONTROL_EN_REG, VIDEO1_MODE_DETECTION_READY_INT_EN, VIDEO1_MODE_DETECTION_READY_INT_EN);
    //  Set input signal
    dwValue |= EXTERNAL_VGA_SOURCE;
    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_CONTROL_REG, (dwValue <<EXTERNAL_SOURCE_BIT), EXTERNAL_SOURCE_MASK);

//  Set H/V stable maximum
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO_MODE_DETECTION_PARAM_REG, (MODEDETECTION_VERTICAL_STABLE_MAXIMUM << VER_STABLE_MAX_BIT), 0x000F0000);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO_MODE_DETECTION_PARAM_REG, (MODEDETECTION_HORIZONTAL_STABLE_MAXIMUM << HOR_STABLE_MAX_BIT), HOR_STABLE_MAX_BIT_MASK);
//  Set H/V stable threshold
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO_MODE_DETECTION_PARAM_REG, (MODEDETECTION_VERTICAL_STABLE_THRESHOLD << VER_STABLE_THRES_BIT), VER_STABLE_THRES_BIT_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO_MODE_DETECTION_PARAM_REG, (MODEDETECTION_HORIZONTAL_STABLE_THRESHOLD << HOR_STABLE_THRES_BIT), HOR_STABLE_THRES_BIT_MASK);
    
    //Trigger mode detection
    // turn off WATCH_DOG first
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, (WATCH_DOG_OFF << WATCH_DOG_ENABLE_BIT), WATCH_DOG_EN_MASK);
        
    //  Note: Clear mode detection ready interrupt
    //ClearVideoInterrupt(MMIOBase, MODE_DETECTION_READY_CLEAR);
    StartModeDetectionTriggerHost(0, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG);


//  Note: Polling mode detection ready interrupt
    //it sometime take a long time, especially during change mode, 
    //so the loop count must be big, or you can't pull it by timer
    i = 0;
    do {

		Status = ReadVideoInterruptHost(0, VIDEO1_MODE_DETECTION_READY_READ);
		i++;
    } while ((!Status) & (i<500000));

    if (!Status)
    {
	printf("[VIDEO] Mode detection error\n");
        //ExitVideoTest();
	return VIDEO_TEST_FAIL;
    }

    HStart	= (ReadMemoryLongHost(VIDEO_REG_BASE, VIDE1_MODE_DETECTION_EDGE_H_REG) & LEFT_EDGE_LOCATION_MASK) >> LEFT_EDGE_LOCATION_BIT;
    HEnd	= (ReadMemoryLongHost(VIDEO_REG_BASE, VIDE1_MODE_DETECTION_EDGE_H_REG) & RIGHT_EDGE_LOCATION_MASK) >> RIGHT_EDGE_LOCATION_BIT;

    VStart	= (ReadMemoryLongHost(VIDEO_REG_BASE, VIDE1_MODE_DETECTION_EDGE_V_REG) & TOP_EDGE_LOCATION_MASK) >> TOP_EDGE_LOCATION_BIT;
    VEnd	= (ReadMemoryLongHost(VIDEO_REG_BASE, VIDE1_MODE_DETECTION_EDGE_V_REG) & BOTTOM_EDGE_LOCATION_MASK) >> BOTTOM_EDGE_LOCATION_BIT;

    ulHor = HEnd-HStart+1;
    ulVer = VEnd-VStart+1;

    printf("[VIDEO] Resolution: H[%d] * V[%d]\n", ulHor, ulVer);

    if ((g_DefWidth == ulHor) & (g_DefHeight == ulVer))
    {
    	printf("[VIDEO] Mode detection PASS\n");
    }
    else
    {
	printf("[VIDEO] Mode detection FAIL\n");
	return VIDEO_TEST_FAIL;
    }

    if(!((ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_MODE_DETECTION_STATUS_READ_REG) & ANALONG_DIGITAL_READ) >> ANALONG_DIGITAL_READ_BIT))
	bAnalog = FALSE;
    else
	bAnalog = TRUE;

    //  Note: Clear mode detection ready interrupt
    ClearVideoInterruptHost(0, VIDEO1_MODE_DETECTION_READY_CLEAR);

    printf("\n --------- Capture Test --------- \n");

    //capture engine
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_TIMEING_GEN_HOR_REG, (HEnd << VIDEO_HDE_END_BIT), VIDEO_HDE_END_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_TIMEING_GEN_HOR_REG, (HStart << VIDEO_HDE_START_BIT), VIDEO_HDE_START_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_TIMEING_GEN_V_REG, (VEnd << VIDEO_VDE_END_BIT), VIDEO_VDE_END_MASK);
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_TIMEING_GEN_V_REG, (VStart << VIDEO_VDE_START_BIT), VIDEO_VDE_START_MASK);
	
    ulCapAddr = vBufAlign2((ULONG)pCaptureVideo1Buf1Addr);    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_1_ADDR_REG, ulCapAddr, BUF_1_ADDR_MASK);
    
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_BUF_2_ADDR_REG, 0, BUF_2_ADDR_MASK);

    InitializeVideoEngineHost (0,
			       VIDEO1,
		               vModeTable[2].HorPolarity,
			       vModeTable[2].VerPolarity);

    WriteMemoryLongHost(VIDEO_REG_BASE, 0x04, 0x01);
    WriteMemoryLongHost(VIDEO_REG_BASE, 0x300, 0x0);
#if defined(CONFIG_AST2300)
	WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, 0x8, 0x0880, 0x0ec0);
#elif defined(CONFIG_AST3000)
	WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, 0x8, 0x2800, 0x2800);	
#else
    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, 0x8, 0xa00, 0x2a80); //tile mode
#endif

    WriteMemoryLongWithMASKHost(VIDEO_REG_BASE, VIDEO1_TIMEING_GEN_HOR_REG, 0xa0000000, 0xa0000000);
   
    //only trigger capture, in source buffer (vr44), the front of data is correct.
    //StartVideoCaptureTriggerHost(0, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG);
    WriteMemoryLongHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG, VIDEO_CAPTURE_TRIGGER);

    i = 0;
    do {
        Status = ReadMemoryLongHost(VIDEO_REG_BASE, VIDEO1_ENGINE_SEQUENCE_CONTROL_REG) & CAPTURE_READY_MASK;
	i++;
    } while ((!Status) & (i<500000));

    if (!Status)
    {
	printf("[VIDEO] Capture is not READY\n");
	return VIDEO_TEST_FAIL;
    }  

#if !defined(CONFIG_AST2300)	
    ulVGABaseAddr = ulCapAddr + 0x1000;

    /* check pattern */
    ulFlag = 0; //no 0 is error

    for (i=0; i<100; i++)
    {
        dwValue = *(ULONG *)(ulVGABaseAddr + i*32);
	if (0x32323232 != dwValue)
	{
	    printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	    printf("[VIDEO]1 i=%d value=%x\n", i, dwValue);
            ulFlag = 1;
            break;
	}

	dwValue = *(ULONG *)(ulVGABaseAddr + i*32 + 4);
	if (0x32323232 != dwValue)
	{
	    printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	    printf("[VIDEO]2 i=%d value=%x\n", i, dwValue);
	    ulFlag = 1;
	    break;
	}

	dwValue = *(ULONG *)(ulVGABaseAddr + i*32 + 8);
	if (0x80808080 != dwValue)
	{
	    printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	    printf("[VIDEO]3 i=%d value=%x\n", i, dwValue);
	    ulFlag = 1;
	    break;
	}

	dwValue = *(ULONG *)(ulVGABaseAddr + i*32 + 12);
	if (0x80808080 != dwValue)
	{
	    printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	    printf("4 i=%d value=%x\n", i, dwValue);
	    ulFlag = 1;
	    break;
	}

	dwValue = *(ULONG *)(ulVGABaseAddr + i*32 + 16);
	if (0x80808080 != dwValue)
	{
	   printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	   printf("5 i=%d value=%x\n", i, dwValue);
	   ulFlag = 1;
	   break;
	}

	dwValue = *(ULONG *)(ulVGABaseAddr + i*32 + 20);
	if (0x80808080 != dwValue)
	{
	   printf("[VIDEO] Capture Test fail -- capture data doesn't match source \n");
	   printf("6 i=%d value=%x\n", i, dwValue);
	   ulFlag = 1;
	   break;
	  }
    }
#endif

    if (!ulFlag)
    {
        printf("[VIDEO] Capture Test OK\n");
    }
    else
    {
	printf("[VIDEO] Capture Test FAIL\n");
	return VIDEO_TEST_FAIL;
    }
	
    return VIDEO_TEST_OK;
}

/********************************************************/
/*  Only used in the station                            */
/********************************************************/
int CRTTest(void)
{
    ULONG   ulVGABaseAddr;
    BYTE    btCRTCenterMode, btCRTColorFmt;
    USHORT  usCRTHor, usCRTVer;
    ULONG   ulData;

    int i,j;

    //printf("\n --------- Turn on CRT --------- \n");
    
    //Enable CRT1 first
    ulVGABaseAddr = vBufAlign((unsigned long)pCrt1Addr);
    
    btCRTCenterMode     = 0;
    btCRTColorFmt	= YUV_444;
    usCRTHor		= g_DefWidth;
    usCRTVer		= g_DefHeight;	

    CheckOnStartClient();

    /* Fill Pattern */
    for (i=0; i<usCRTHor; i++)
    {
	for (j=0; j<usCRTVer/8; j++)
	{
	    //Y
	    //ulData = 0x10101010;
	    ulData = 0x32323232;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32)) = ulData;
	    //ulData = 0x10101010;
	    ulData = 0x32323232;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +4) = ulData;
	    //U
	    ulData = 0x80808080;
	    //ulData = 0x77777777;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +8) = ulData;
	    ulData = 0x80808080;
	    //ulData = 0x77777777;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +12) = ulData;
	    //V
	    ulData = 0x80808080;
	    //ulData = 0x11111111;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +16) = ulData;
	    ulData = 0x80808080;
	    //ulData = 0x11111111;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +20) = ulData;
	    //A
	    ulData = 0xFFFFFFFFF;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +24) = ulData;
	    ulData = 0xFFFFFFFFF;
	    *(ULONG *)(ulVGABaseAddr + (i*usCRTVer*4+j*32) +28) = ulData;
	}
    }  /* ~Fill Pattern */

#if defined(CONFIG_AST2300)       
    if(!ASTSetModeV (0, CRT_2, ulVGABaseAddr, usCRTHor, usCRTVer, btCRTColorFmt, btCRTCenterMode))
#else
    if(!ASTSetModeV (0, CRT_1, ulVGABaseAddr, usCRTHor, usCRTVer, btCRTColorFmt, btCRTCenterMode))
#endif    
    {   
        printf("[VIDEO] The resolution is not in mode table list\n");
        return CRT_FAIL;
    }
    
    //printf("[VIDEO] CRT turn on\n");

    return VIDEO_TEST_OK;
}

int do_videotest (void)
{
    int dwValue=0;
    int i = 0;
    int iRet;    
    ULONG   ulRestore1, ulTemp;
    BOOL    bClient;


    //InitVideoTest();
    g_DefWidth = 640; 
    g_DefHeight= 480;

    printf("\n --------- Codec Test --------- \n");

#if defined(CONFIG_AST2300)
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_CONTROL_REG, 0x00002000, 0x00002000);
#endif

    CheckOnStartHost();
    
    do
    {
        dwValue = UnlockVideoRegHost(0, VIDEO_UNLOCK_KEY);
	i++;
    }
    while ((VIDEO_UNLOCK != dwValue) && (i<1000));

    if (VIDEO_UNLOCK != dwValue)
    {
	printf("[VIDEO] Video register is locked \n");
	return VIDEO_TEST_FAIL;
    }
    AllocateEncodeBufHost(0, VIDEO1);

    iRet = CodecTest();	
    if (iRet)
        return VIDEO_TEST_FAIL;

#if defined(CONFIG_AST2300)
    /* Init SCU */ 
    WriteMemoryLongWithMASKHost(SCU_BASE, (0x2c + SCU_OFFSET), 0x00040000, 0x00040010);	/* Enable D2-PLL */
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_CLOCK_STOP_REG, 0, 0x00000400);		/* Enable D2CLK */
    udelay(10);
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_CONTROL_REG, 0, 0x00002000);
    
    WriteMemoryLongWithMASKHost(SCU_BASE, (0x90 + SCU_OFFSET), 0x20, 0x00000030); 	/* enable video mode single edge */
    WriteMemoryLongWithMASKHost(SCU_BASE, (0x84 + SCU_OFFSET), 0xfffe0000, 0xfffe0000); /* multi-pins */
    WriteMemoryLongWithMASKHost(SCU_BASE, (0x88 + SCU_OFFSET), 0x000fffff, 0x000fffff); /* multi-pins */    
    
    iRet = CRTTest();
    if (iRet)
    {
    	printf("[VIDEO] CRT Test Failed \n");
        return VIDEO_TEST_FAIL;
    }

    iRet = CapTest();		
    if (iRet)
    {
    	printf("[VIDEO] Capture Test Failed \n");
        return VIDEO_TEST_FAIL;
    }
#else
    //Host or Client
    bClient = ((ReadMemoryLong(SCU_BASE, SCU_HW_TRAPPING_REG) & CLIENT_MODE_EN_MASK)?TRUE:FALSE);
    //reset video for another testing
    ResetVideoHost();
    dwValue=0;
    i = 0;
    do
    {
	dwValue = UnlockVideoRegHost(0, VIDEO_UNLOCK_KEY);
	i++;
    }
    while ((VIDEO_UNLOCK != dwValue) && (i<10));

    if (VIDEO_UNLOCK != dwValue)
    {
	printf("[VIDEO] Video register is locked");
	return VIDEO_UNLOCK_FAIL;
    }

    //check if 1e6e0008[3,0] is 0
    ulRestore1 = ReadMemoryLongHost(0x1e6e0000, 8);
    dwValue = ReadMemoryLongHost(0x1e6e0000, 8)&0xF;

    //set 1e6e0008[3,0] to 0
    if (dwValue)
    {
        WriteMemoryLongHost(0x1e6e0000, 0, 0xfc600309);
        
        i=0;
        do
        {
            i++;
            dwValue = ReadMemoryLongHost(0x1e6e0000,0);
        }while((1 != dwValue)&& (i<10));
        
        if (1 != dwValue)
    	{
    		printf("0x1e6e0000 is locked");
    		return VIDEO_UNLOCK_FAIL;
    	}
    }

    //only clear 1e6e0008[3,0]
    WriteMemoryLongWithMASKHost(0x1e6e0000, 8, 0, 0xf);
    
    bClient = 0;
    if (!bClient)
    {
        //To turn on crt, must be the client mode
        WriteMemoryLongWithMASKHost(SCU_BASE, SCU_HW_TRAPPING_REG, (BE_CLIENT_CHIP << CLIENT_MODE_EN_BIT), CLIENT_MODE_EN_MASK);
            
        iRet = CRTTest();

        if (iRet)
        {
            //trapping to host, the Vsync of CRT can't output and the host doesn't have video sync input
            WriteMemoryLongWithMASKHost(SCU_BASE, SCU_HW_TRAPPING_REG, (BE_HOST_CHIP << CLIENT_MODE_EN_BIT), CLIENT_MODE_EN_MASK);
            //restore value
            WriteMemoryLongHost(0x1e6e0000, 8, ulRestore1);
            //lock register
            WriteMemoryLongHost(0x1e6e0000, 0, 0x12345678); 
            return VIDEO_TEST_FAIL;
        }
        
        iRet = CapTest();
		
        if (iRet)
        {
            //trapping to host, the Vsync of CRT can't output and the host doesn't have video sync input
            WriteMemoryLongWithMASKHost(SCU_BASE, SCU_HW_TRAPPING_REG, (BE_HOST_CHIP << CLIENT_MODE_EN_BIT), CLIENT_MODE_EN_MASK);
            //restore value
            WriteMemoryLongHost(0x1e6e0000, 8, ulRestore1);
            //lock register
            WriteMemoryLongHost(0x1e6e0000, 0, 0x12345678); 

            return VIDEO_TEST_FAIL;
        }
		//WriteMemoryLongWithMASKHost(SCU_BASE, SCU_HW_TRAPPING_REG, (BE_HOST_CHIP << CLIENT_MODE_EN_BIT), CLIENT_MODE_EN_MASK);
    }
    //trapping to host, the Vsync of CRT can't output and the host doesn't have video sync input
    WriteMemoryLongWithMASKHost(SCU_BASE, SCU_HW_TRAPPING_REG, (BE_HOST_CHIP << CLIENT_MODE_EN_BIT), CLIENT_MODE_EN_MASK);
    //restore value
    WriteMemoryLongHost(0x1e6e0000, 8, ulRestore1);
    //lock register
    WriteMemoryLongHost(0x1e6e0000, 0, 0x12345678); 
#endif

    return VIDEO_TEST_OK;	
}
#endif /* CONFIG_SLT */