blob: 5419fca57d9b35083beb9cd2016fa20c26b32964 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
/*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#if defined(CONFIG_AST1300)
#define SCU_BASE CONFIG_SCUREG_BASE
#define I2C_BASE CONFIG_I2CREG_BASE
#define I2C_CHANNEL CONFIG_I2C_CHANNEL
#else
#define SCU_BASE 0x1E6E2000
#define I2C_BASE 0x1E78A000
/* Cause U-boot i2c command limitation, it can't assign channel number. Our EEPROM is at channel 3 now*/
/* AST2200's EEPROM is at channel 4 */
#if defined(CONFIG_AST2200) || defined(CONFIG_AST2300) || defined(CONFIG_AST2400)
#define I2C_CHANNEL 4
#else
#define I2C_CHANNEL 3
#endif
#endif
/* Fix timing for EEPROM 100Khz*/
#define AC_TIMING 0x77743335
#define ALL_CLEAR 0xFFFFFFFF
#define MASTER_ENABLE 0x01
#define SLAVE_ENABLE 0x02
#define LOOP_COUNT 0x100000
#define SCU_RESET_CONTROL 0x04
#define SCU_MULTIFUNCTION_PIN_CTL5_REG 0x90
/* I2C Register */
#define I2C_FUNCTION_CONTROL_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x00)
#define I2C_AC_TIMING_REGISTER_1 (I2C_BASE + I2C_CHANNEL * 0x40 + 0x04)
#define I2C_AC_TIMING_REGISTER_2 (I2C_BASE + I2C_CHANNEL * 0x40 + 0x08)
#define I2C_INTERRUPT_CONTROL_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x0c)
#define I2C_INTERRUPT_STATUS_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x10)
#define I2C_COMMAND_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x14)
#define I2C_DEVICE_ADDRESS_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x18)
#define I2C_BUFFER_CONTROL_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x1c)
#define I2C_BYTE_BUFFER_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x20)
#define I2C_DMA_CONTROL_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x24)
#define I2C_DMA_STATUS_REGISTER (I2C_BASE + I2C_CHANNEL * 0x40 + 0x28)
/* Command Bit */
#define MASTER_START_COMMAND (1 << 0)
#define MASTER_TX_COMMAND (1 << 1)
#define MASTER_RX_COMMAND (1 << 3)
#define RX_COMMAND_LIST (1 << 4)
#define MASTER_STOP_COMMAND (1 << 5)
/* Interrupt Status Bit */
#define TX_ACK (1 << 0)
#define TX_NACK (1 << 1)
#define RX_DONE (1 << 2)
#define STOP_DONE (1 << 4)
/* Macros to access registers */
#define outb(v,p) *(volatile u8 *) (p) = v
#define outw(v,p) *(volatile u16 *) (p) = v
#define outl(v,p) *(volatile u32 *) (p) = v
#define inb(p) *(volatile u8 *) (p)
#define inw(p) *(volatile u16 *) (p)
#define inl(p) *(volatile u32 *) (p)
|
