summaryrefslogtreecommitdiff
path: root/drivers/ram
Commit message (Expand)AuthorAgeFilesLines
* ram: add SDRAM driver for i.MXRT SoCsGiulio Benetti2020-01-143-0/+449
* rockchip: rk3308: Add sdram driverAndy Yan2019-11-172-0/+56
* ram: rk3399: Fix dram setting to make dram more stableYouMin Chen2019-11-171-21/+20
* ram: rk3399: update calculate_strideKever Yang2019-11-171-39/+119
* ram: rk3399: Sync the io setting from Rockchip vendor codeKever Yang2019-11-171-30/+14
* ram: rockchip: update lpddr4 timing for rk3399Kever Yang2019-11-172-9/+9
* ram: rk3399: add support detect capacityYouMin Chen2019-11-171-21/+215
* ram: rk3399: update the function of sdram_initYouMin Chen2019-11-171-123/+296
* ram: rk3399: fix error about get_ddrc0_con reg addrYouMin Chen2019-11-171-1/+1
* ram: rk3399: Clean up codeYouMin Chen2019-11-171-83/+93
* ram: rk3399: migrate to use common codeYouMin Chen2019-11-175-115/+118
* ram: rk3328: use common sdram driverYouMin Chen2019-11-172-606/+159
* ram: px30: add sdram driverYouMin Chen2019-11-178-1/+1168
* ram: rockchip: add phy driver code for PX30Kever Yang2019-11-171-0/+205
* ram: rockchip: add controller code for PX30Kever Yang2019-11-171-0/+205
* ram: rockchip: Default enable DRAM debug infoKever Yang2019-11-171-0/+1
* ram: rockchip: move sdram_debug function into sdram_commonKever Yang2019-11-173-148/+144
* ram: rockchip: add common code for sdram driverKever Yang2019-11-173-0/+292
* ram: rockchip: rename sdram_common.c/h to sdram.cKever Yang2019-11-178-8/+8
* ram: rockchip: rename sdram.h to sdram_rk3288.hKever Yang2019-11-173-3/+3
* ram: rk3328: Fix loading of skew valuesSimon South2019-11-101-1/+1
* ram: rk3328: Use correct frequency units in functionSimon South2019-11-101-2/+2
* ram: k3-j721e: Add support for J721E DDR controllerKevin Scholz2019-10-2521-0/+32102
* ram: k3-am654: Do not rely on default values for certain DDR registerJames Doublesin2019-10-252-7/+58
* ram: k3-am654: add support for LPDDR4 and DDR3L DDRsJames Doublesin2019-10-251-11/+230
* ram: rk3288: Initialize dram for TPL buildsJagan Teki2019-09-191-5/+10
* stm32mp1: ram: add pattern parameter in infinite write testPatrick Delaunay2019-08-271-11/+20
* stm32mp1: ram: reload watchdog during ddr testPatrick Delaunay2019-08-271-0/+3
* stm32mp1: ram: update loop management in infinite testPatrick Delaunay2019-08-271-13/+25
* stm32mp1: ram: fix address issue in 2 testsPatrick Delaunay2019-08-271-11/+14
* stm32mp1: ram: cosmetic: remove unused prototypePatrick Delaunay2019-08-271-4/+0
* ram: rk3399: update cap and ddrconfig for each channel after initKever Yang2019-08-231-78/+81
* rockchip: ram: add full feature rk3328 DRAM driverKever Yang2019-08-051-3/+1015
* rockchip: rk322x: sdram: use udelay instead of rockchip_udelayKever Yang2019-07-201-15/+14
* ram: rk3399: Add lpddr4 set rate supportJagan Teki2019-07-201-12/+661
* ram: rk3399: Add set_rate sdram rk3399 opsJagan Teki2019-07-211-3/+8
* ram: rk3399: Add LPPDDR4-800 timings incJagan Teki2019-07-211-0/+1570
* ram: rk3399: Add LPPDDR4-400 timings incJagan Teki2019-07-211-0/+1570
* ram: rk3399: Add LPPDR4 mr detectionJagan Teki2019-07-211-0/+226
* ram: rk3399: Handle data training via opsJagan Teki2019-07-211-10/+33
* ram: rk3399: Simplify data training first argumentJagan Teki2019-07-211-5/+4
* ram: rk3399: Update lpddr4 vref_mode_acJagan Teki2019-07-201-1/+2
* ram: rk3399: Update lpddr4 mode_sel based on io settingsJagan Teki2019-07-201-2/+5
* ram: rk3399: Update lpddr4 vref based on io settingsJagan Teki2019-07-201-5/+14
* ram: rk3399: Get lpddr4 tsel_rd_en from io settingsJagan Teki2019-07-201-2/+6
* ram: rk3399: Configure soc odt supportJagan Teki2019-07-201-1/+48
* ram: rk3399: Add tsel control clock driveJagan Teki2019-07-201-2/+14
* ram: sdram: Configure lpddr4 tsel rd, wr based on IO settingsJagan Teki2019-07-201-6/+36
* ram: rk3399: Add IO settingsJagan Teki2019-07-201-0/+104
* ram: rk3399: Don't disable dfi dram clk for lpddr4, rank 1Jagan Teki2019-07-201-2/+12
View Lorry Controller Status