summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clock: stm32mp1: add stgen clock source change supportPatrick Delaunay2018-04-061-1/+45
* rockchip: clk: rk3188: update dpll settings to make EMAC workAlexander Kochetkov2018-03-281-1/+1
* arm64: zynqmp: Print the value of pl clocks and wdt clock using clk dumpVipul Kumar2018-03-231-0/+75
* clk: zynq: Show watchdog clock rate properlyMichal Simek2018-03-231-1/+1
* clk: stm32mp1: add clock tree initializationPatrick Delaunay2018-03-191-0/+576
* clk: add driver for stm32mp1Patrick Delaunay2018-03-193-0/+1166
* clk: at91: clk-system: add set/get_rate operationsWenyou Yang2018-03-161-0/+26
* clk: at91: add PLLADIV driverWenyou Yang2018-03-162-1/+89
* clk: at91: add USB Host clock driverWenyou Yang2018-03-163-0/+155
* clk: clk_stm32f: Add DSI clock supportPatrice Chotard2018-03-131-1/+1
* clk: clk_stm32f: Add set_rate for LTDC clockPatrice Chotard2018-03-131-0/+100
* clk: clk_stm32f: Configure SAI PLL to generate LTDC pixel clockPatrice Chotard2018-03-131-1/+36
* clk: clk_stm32f: Rework SDMMC stm32_clk_get_rate() partPatrice Chotard2018-03-131-31/+74
* clk: clk_stm32f: No more need of 48Mhz from PLL_SAIPatrice Chotard2018-03-131-21/+8
* clk: clk_stm32f: Fix RCC_PLLSAICFGR mask definesPatrice Chotard2018-03-131-4/+4
* clk: clk_stm32f: Fix stm32_clk_get_rate()Patrice Chotard2018-03-131-5/+7
* board: stm32: switch to DM STM32 timerPatrice Chotard2018-03-131-15/+0
* clk: clk_stm32h7: Fix prescaler for Domain 3Patrice Chotard2018-03-131-3/+4
* clk: clk_stm32h7: Fix stm32_clk_get_rate() for timerPatrice Chotard2018-03-131-12/+90
* clk: clk_stm32f: Fix stm32_clk_get_rate() for timerPatrice Chotard2018-03-131-17/+99
* rockchip: clk: rk1108: convert to use live dtKever Yang2018-03-131-1/+1
* rockchip: clk: rk3328: convert to use live dtKever Yang2018-03-131-1/+1
* rockchip: clk: rk3288: convert to use live dtKever Yang2018-03-131-1/+1
* rockchip: clk: rk322x: convert to use live dtKever Yang2018-03-131-1/+1
* rockchip: clk: rk3188: convert to use live dtKever Yang2018-03-131-1/+1
* rockchip: clk: rk3036: convert to use live dtKever Yang2018-03-131-1/+1
* clk: renesas: Add R8A77965 M3N entriesMarek Vasut2018-03-051-0/+19
* rockchip: clk: rk3399: handle set_rate/get_rate for PLL_PPLLPhilipp Tomsich2018-02-241-0/+9
* rockchip: clk: rk3368: handle clk_enable requests for GMACPhilipp Tomsich2018-02-241-0/+19
* rockchip: clk: rk3399: handle clk_enable requests for GMACPhilipp Tomsich2018-02-241-0/+10
* clk: rmobile: Assure SD-IF clock are configured correctlyMarek Vasut2018-02-161-0/+2
* clk: clk_stm32: Add .set_rate callbackPatrice Chotard2018-01-291-0/+6
* Merge git://git.denx.de/u-boot-rockchipTom Rini2018-01-286-19/+701
|\
| * rockchip: clk: guard set_parent implementations against OF_PLATDATAPhilipp Tomsich2018-01-283-6/+12
| * clk: rockchip: clk_rk3368: Implement "assign-clock-parent"David Wu2018-01-281-7/+84
| * clk: rockchip: clk_rk3288: Implement "assign-clock-parent" and "assign-clock-...David Wu2018-01-281-8/+98
| * clk: rockchip: Add rk322x gamc clock supportDavid Wu2018-01-281-0/+107
| * clk: rockchip: Add rk3328 gamc clock supportDavid Wu2018-01-281-0/+178
| * rockchip: clk: rk3399: accept all assigned-clocks from the 'cru'-nodePhilipp Tomsich2018-01-281-0/+18
| * clk: implement clk_set_defaults()Philipp Tomsich2018-01-281-0/+118
| * rockchip: clk: rk3399: implement set_parent() operationPhilipp Tomsich2018-01-281-2/+72
| * clk: refactor clk_get_by_index() into clk_get_by_indexed_prop()Philipp Tomsich2018-01-281-2/+8
| * clk: add clk_set_parent()Philipp Tomsich2018-01-281-0/+12
* | clk: clk_stm32f: Fix PLLSAICFGR_PLLSAIP_4 divider valuePatrice Chotard2018-01-281-1/+1
* | clk: clk_stm32f: Move SYSCFG clock setup into configure_clocks()Patrice Chotard2018-01-281-6/+6
* | clk: clk_stm32f: Remove STMMAC clock setupPatrice Chotard2018-01-281-6/+0
* | clk: stm32: retrieve external oscillator frequency from DTPatrice Chotard2018-01-281-21/+57
|/
* Merge branch 'rmobile-mx' of git://git.denx.de/u-boot-shTom Rini2018-01-2716-1104/+3094
|\
| * clk: renesas: Import R8A7794 E2 clock tablesMarek Vasut2018-01-243-0/+284
| * clk: renesas: Import R8A7792 V2H clock tablesMarek Vasut2018-01-243-0/+257
View Lorry Controller Status