delta/u-boot.git - gitlab.denx.de: u-boot/u-boot.git

	Commit message (Expand)	Author	Age	Files	Lines
*	rockchip: clock: rk3036: some fix according TRM	Kever Yang	2017-06-07	1	-9/+9
*	rockchip: rk3036: clean mask definition for cru reg	Kever Yang	2017-06-07	1	-45/+34
*	rockchip: rk3368: Add clock driver	Andy Yan	2017-06-07	2	-0/+292
*	dm: clk: fixed: Update to support livetree	Simon Glass	2017-06-01	1	-3/+2
*	dm: clk: Update uclass to support livetree	Simon Glass	2017-06-01	2	-11/+8
*	clk: Modify xlate() method for livetree	Simon Glass	2017-06-01	4	-7/+7
*	dm: core: Update device_bind_driver_to_node() to use ofnode	Simon Glass	2017-06-01	1	-1/+1
*	dm: core: Replace of_offset with accessor (part 2)	Simon Glass	2017-06-01	1	-1/+1
*	dm: Rename dev_addr..() functions	Simon Glass	2017-06-01	10	-13/+13
*	dm: Use dm.h header when driver mode is used	Simon Glass	2017-06-01	14	-16/+14
*	Merge git://git.denx.de/u-boot-rockchip	Tom Rini	2017-05-10	5	-7/+161
\|\
\| *	rockchip: clk: rk3399: allow requests for HDMI clocks	Philipp Tomsich	2017-05-10	1	-0/+7
\| *	rockchip: clk: rk3399: allow requests for PCLK_EFUSE1024NS	Philipp Tomsich	2017-05-10	1	-0/+4
\| *	rockchip: clk: rk3399: adapt MMC clk configuration to the updated RK3399 DTS	Philipp Tomsich	2017-05-10	1	-0/+4
\| *	rockchip: clk: rk3399: fix off-by one during rate calculation in i2c/spi_set_...	Philipp Tomsich	2017-05-10	1	-3/+2
\| *	rockchip: clk: rk3399: add clock support for SCLK_SPI1 and SCLK_SPI5	Philipp Tomsich	2017-05-10	1	-6/+109
\| *	rockchip: clk: rk3328: add ciu_clk entry for eMMC/SDMMC	Xu Ziyuan	2017-05-10	1	-0/+8
\| *	rockchip: clk: rk3288: add ciu_clk entry for eMMC/SDMMC/SDIO	Xu Ziyuan	2017-05-10	1	-0/+12
\| *	rockchip: clk: rk3188: add ciu_clk entry for eMMC/SDMMC/SDIO	Xu Ziyuan	2017-05-10	1	-0/+12
\| *	rockchip: clk: rk3036: add ciu_clk entry for eMMC/SDIO	Xu Ziyuan	2017-05-10	1	-0/+5
* \|	dm: clk: add BCM6345 clock driver	Álvaro Fernández Rojas	2017-05-10	3	-0/+87
\|/
*	clk: at91: Align the at91 pmc's compatibles	Wenyou Yang	2017-05-09	1	-0/+6
*	clk: at91: Align clk-master compatibles with kernel	Wenyou Yang	2017-05-09	1	-0/+1
*	clk: at91: Enhance the peripheral clock	Wenyou Yang	2017-05-09	1	-3/+26
*	aspeed: Refactor SCU to use consistent mask & shift	maxims@google.com	2017-05-08	1	-20/+19
*	aspeed: Add support for Clocks needed by MACs	maxims@google.com	2017-05-08	1	-31/+234
*	aspeed: Add P-Bus clock in ast2500 clock driver	maxims@google.com	2017-05-08	1	-0/+11
*	aspeed: Make SCU lock/unlock functions part of SCU API	maxims@google.com	2017-05-08	1	-16/+2
*	stm32f7: use stm32f7 gpio driver supporting driver model	Vikas Manocha	2017-05-08	1	-39/+0
*	rockchip: clk: rk3399: 24MHz is not a power of 2	Philipp Tomsich	2017-04-04	1	-2/+2
*	rockchip: clk: rk3399: add clocking support for Ethernet	Philipp Tomsich	2017-04-04	1	-0/+4
*	rockchip: clk: rk3399: fix warnings for unused variables in SPL/non-SPL	Philipp Tomsich	2017-04-04	1	-0/+5
*	rockchip: clk: rk3188: Allow configuration of the armclk	Heiko Stübner	2017-04-04	1	-0/+63
*	Merge git://git.denx.de/u-boot-rockchip	Tom Rini	2017-03-17	6	-10/+1196
\|\
\| *	rockchip: rk3328: add clock driver	Kever Yang	2017-03-16	2	-0/+582
\| *	rockchip: rk3188: Add clock driver	Heiko Stübner	2017-03-16	2	-0/+528
\| *	rockchip: clk: rk3288: limit gpll and cpll init to SPL build	Heiko Stübner	2017-03-16	1	-0/+2
\| *	dm: allow limiting pre-reloc markings to spl or tpl	Heiko Stübner	2017-03-16	1	-1/+2
\| *	rockchip: clk: rk3399: update driver for spl	Kever Yang	2017-03-16	1	-9/+82
* \|	stm32f7: clk: remove usart1 clock enable from board init	Vikas Manocha	2017-03-17	1	-3/+0
* \|	clk: stm32f7: add clock driver for stm32f7 family	Vikas Manocha	2017-03-17	2	-1/+333
* \|	clk: zynq: Add optional ethernet emio clock source support	Stefan Herbrechtsmeier	2017-02-17	1	-0/+29
* \|	clk: zynq: Add zynq clock framework driver	Stefan Herbrechtsmeier	2017-02-17	3	-0/+468
\|/
*	Merge git://git.denx.de/u-boot-dm	Tom Rini	2017-02-08	5	-10/+11
\|\
\| *	dm: core: Replace of_offset with accessor	Simon Glass	2017-02-08	5	-10/+11
* \|	aspeed: ast2500: Fix H-PLL and M-PLL clock rate calculation	maxims@google.com	2017-02-08	1	-2/+2
\|/
*	clk: uniphier: fix compatible strings for Pro5, PXs2, LD20 SD clock	Masahiro Yamada	2017-01-29	1	-3/+3
*	aspeed: Add basic ast2500-specific drivers and configuration	maxims@google.com	2017-01-28	3	-0/+274
*	clk: zynqmp: Add clock driver support for zynqmp	Siva Durga Prasad Paladugu	2017-01-10	3	-0/+249
*	rockchip: clk: Support setting ACLK	Simon Glass	2016-11-25	1	-0/+7