summaryrefslogtreecommitdiff
path: root/board
Commit message (Collapse)AuthorAgeFilesLines
...
* arm: Remove ts4600 boardTom Rini2021-04-105-269/+0
| | | | | | | | This board has not been converted to CONFIG_DM_MMC by the deadline. Remove it. Cc: Sebastien Bourdelin <sebastien.bourdelin@savoirfairelinux.com> Signed-off-by: Tom Rini <trini@konsulko.com>
* arm: Remove sc_sps_1 boardTom Rini2021-04-105-278/+0
| | | | | | | | This board has not been converted to CONFIG_DM_MMC by the deadline. Remove it. Cc: Marek Vasut <marek.vasut@gmail.com> Signed-off-by: Tom Rini <trini@konsulko.com>
* arm: Remove SANSA_FUZE_PLUS boardTom Rini2021-04-105-561/+0
| | | | | | | | This board has not been converted to CONFIG_DM_MMC by the deadline. Remove it. Cc: Marek Vasut <marek.vasut@gmail.com> Signed-off-by: Tom Rini <trini@konsulko.com>
* arm: Remove xfi3 boardTom Rini2021-04-105-391/+0
| | | | | | | | This board has not been converted to CONFIG_DM_MMC by the deadline. Remove it. Cc: Marek Vasut <marek.vasut@gmail.com> Signed-off-by: Tom Rini <trini@konsulko.com>
* ppc: Remove MPC8349ITX boardTom Rini2021-04-106-718/+0
| | | | | | | | | This board relies on using CONFIG_LIBATA but does not enable CONFIG_AHCI. The deadline for this conversion was the v2019.07 release. The use of CONFIG_AHCI requires CONFIG_DM. The deadline for this conversion was v2020.01. Remove this board. Signed-off-by: Tom Rini <trini@konsulko.com>
* arm: Remove ot1200 boardTom Rini2021-04-107-715/+0
| | | | | | | | | | | This board relies on using CONFIG_LIBATA but does not enable CONFIG_AHCI. The deadline for this conversion was the v2019.07 release. In order to convert to using the DWC SATA driver under DM further migrations are required. Cc: Christian Gmeiner <christian.gmeiner@gmail.com> Signed-off-by: Tom Rini <trini@konsulko.com> Acked-by: Christian Gmeiner <christian.gmeiner@gmail.com>
* arm: Remove dms-ba16 boardTom Rini2021-04-1010-913/+0
| | | | | | | | | | | This board relies on using CONFIG_LIBATA but does not enable CONFIG_AHCI. The deadline for this conversion was the v2019.07 release. The use of CONFIG_AHCI requires CONFIG_DM. The deadline for this conversion was v2020.01. Remove this board. Cc: Akshay Bhat <akshaybhat@timesys.com> Cc: Ken Lin <Ken.Lin@advantech.com.tw> Signed-off-by: Tom Rini <trini@konsulko.com>
* Merge tag 'u-boot-stm32-20210409' of ↵WIP/09Apr2021Tom Rini2021-04-0910-5/+315
|\ | | | | | | | | | | | | | | | | | | | | | | https://source.denx.de/u-boot/custodians/u-boot-stm Add rt-thread art-pi board support based on STM32H750 SoC Add Engicam i.Core STM32MP1 SoM Add FIP header support for STM32programmer Update uart number when no serial device found for STM32MP1 Remove board_check_usb_power function when ADC flag is not set Update SPL size limitation for STM32MP1 Set soc_type, soc_pkg, soc_rev env variables for STM32MP1
| * stm32mp1: remove the board_check_usb_power function when ADC is not activatedPatrick Delaunay2021-04-091-5/+4
| | | | | | | | | | | | | | | | | | | | Simplify the code of the function board_check_usb_power based in CONFIG_ADC and adc_measurement; the function is removed by the linker when the CONFIG_ADC is not activated. Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>
| * board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OFJagan Teki2021-04-091-0/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 7" OF is a capacitive touch 7" Open Frame panel solutions with - 7" AUO B101AW03 LVDS panel - EDT, FT5526 Touch MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Linux dts commit details: commit <1d278204cbaa> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF") Add support for it. Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
| * board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 boardJagan Teki2021-04-092-1/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. Genaral features: - Ethernet 10/100 - USB Type A - Audio Out - microSD - LVDS panel connector - Wifi/BT (option) - UMTS LTE with sim connector (option) MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. Linux dts commit details: commit <f838dae7afd0> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board") Add support for it. Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
| * board: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0Jagan Teki2021-04-091-0/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Engicam C.TOUCH 2.0 is an EDIMM compliant general purpose Carrier board. Genaral features: - Ethernet 10/100 - Wifi/BT - USB Type A/OTG - Audio Out - CAN - LVDS panel connector i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Carrier board for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. Linux dts commit details: commit <6ca2898df59f> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0") Add support for it. Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
| * board: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter KitJagan Teki2021-04-095-0/+202
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Engicam EDIMM2.2 Starter Kit is an EDIMM 2.2 Form Factor Capacitive Evaluation Board. Genaral features: - LCD 7" C.Touch - microSD slot - Ethernet 1Gb - Wifi/BT - 2x LVDS Full HD interfaces - 3x USB 2.0 - 1x USB 3.0 - HDMI Out - Mini PCIe - MIPI CSI - 2x CAN - Audio Out i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Evaluation board for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. Linux dts commit details: commit <adc0496104b6> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit") Add support for it. Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
| * board: Add rt-thread art-pi board supportdillon min2021-04-094-0/+90
| | | | | | | | | | | | | | | | | | | | | | All these files are add for support rt-thread art-pi board - add board/st/stm32h750-art-pi, defconfig, header support for u-boot for more information about art-pi, please goto: https://art-pi.gitee.io/website/ Signed-off-by: dillon min <dillon.minfei@gmail.com> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
* | Merge tag 'u-boot-imx-20210409' of ↵Tom Rini2021-04-0945-1645/+5425
|\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | https://gitlab.denx.de/u-boot/custodians/u-boot-imx u-boot-imx-20210409 ------------------- - Secure Boot : - HAB for MX8M / MX7ULP - CAAM fixes - Fixes for imxrt1020 - Fixes for USDHC driver - Fixes for Toradex (Colibri / Apalis) - Switch to DM for several boards - mx23 olinuxo - usbarmory - marsboard / riotboard - Gateworks GW Ventana - NXP upstream patches (LPDDR / CAAM / HAB) CI: https://source.denx.de/u-boot/custodians/u-boot-imx/-/pipelines/7089
| * | pico-imx6ul: Pass the PMIC I2C address in pmic_get()Fabio Estevam2021-04-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | Pass "pfuze3000@8" in pmic_get() so that the PMIC node can be found in the devicetree. Signed-off-by: Fabio Estevam <festevam@gmail.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>
| * | mx23_olinuxino: convert MMC to driver modelTrevor Woerner2021-04-081-12/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Convert the Olimex Olinuxino board's support for MMC to driver model following Fabio Estevam's excellent example from: commit: 23013aa9619881290dbeb6217f1fab863869050e: mx23evk: Convert to driver model Signed-off-by: Trevor Woerner <twoerner@gmail.com>
| * | ARM: imx: udoo: convert to DM_ETHPeter Robinson2021-04-081-73/+2
| | | | | | | | | | | | | | | | | | | | | | | | Convert the UDOO board to use DM_ETH. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Stefano Babic <sbabic@denx.de>
| * | ARM: imx: udoo: Convert block devices to DMPeter Robinson2021-04-081-30/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | Enable DM block, DM MMC and DM SATA support on iMX6 Udoo convert board code to match the DM support. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Stefano Babic <sbabic@denx.de>
| * | ARM: embestmx6boards: convert mars/riot boards to DM_ETHPeter Robinson2021-04-081-25/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | Convert the boards to use DM_ETH. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: "Eric Bénard" <eric@eukrea.com> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Stefano Babic <sbabic@denx.de>
| * | ARM: embestmx6boards: convert the mars/riot boards to DM_MMCPeter Robinson2021-04-081-137/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | Convert the two Embest boards to use DM MMC. Signed-off-by: Peter Robinson <pbrobinson@gmail.com> Cc: "Eric Bénard" <eric@eukrea.com> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Stefano Babic <sbabic@denx.de>
| * | board: st: stm32f746-disco: fix console is not enabled while init dramGiulio Benetti2021-04-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | While initializing dram in spl_dram_init(), mdelay() is called that in order calls get_ticks() that verifies if timer exists, if doesn't, it throws a panic(), but since preloader_console_init() has still not been called those panic()s will fail. This doesn't help debugging, so let's setup console before calling spl_dram_init() by moving it after spl_dram_init(). Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
| * | board: freescale: imxrt1050-evk: fix console is not enabled while init dramGiulio Benetti2021-04-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | While initializing dram in spl_dram_init(), mdelay() is called that in order calls get_ticks() that verifies if timer exists, if doesn't, it throws a panic(), but since preloader_console_init() has still not been called those panic()s will fail. This doesn't help debugging, so let's setup console before calling spl_dram_init() by moving it after spl_dram_init(). Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
| * | board: freescale: imxrt1020-evk: fix console is not enabled while init dramGiulio Benetti2021-04-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | While initializing dram in spl_dram_init(), mdelay() is called that in order calls get_ticks() that verifies if timer exists, if doesn't, it throws a panic(), but since preloader_console_init() has still not been called those panic()s will fail. This doesn't help debugging, so let's setup console before calling spl_dram_init() by moving it after spl_dram_init(). Signed-off-by: Giulio Benetti <giulio.benetti@benettiengineering.com>
| * | board: gateworks: venice: fix gsc_get_devTim Harvey2021-04-081-17/+6
| | | | | | | | | | | | | | | | | | | | | | | | use dm_i2c_probe instead of i2c_get_chip which appears to be more reliable. Signed-off-by: Tim Harvey <tharvey@gateworks.com> Reviewed-by: Fabio Estevam <festevam@gmail.com>
| * | MAINTAINERS: Use my personal e-mail addressFabio Estevam2021-04-0811-11/+11
| | | | | | | | | | | | | | | | | | Use my personal e-mail address for U-Boot related work. Signed-off-by: Fabio Estevam <festevam@gmail.com>
| * | imx: ventana: enable dm for SPITim Harvey2021-04-081-27/+0
| | | | | | | | | | | | | | | | | | | | | Enable driver model for SPI which allows us to remove the iomux and init. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: enable dm for MTD and NANDTim Harvey2021-04-081-52/+0
| | | | | | | | | | | | | | | | | | | | | Enable driver model for MTD and NAND support allowing us to remove the iomux, init, and most of the static configuration. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: enable dm support for MMC and SATATim Harvey2021-04-081-5/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enable driver model support for MMC and SATA. Note that DM_MMC requires aliases for your mmc devices so they are added to the dts. Linux does not support enumerating mmc devices by alias so these are not present in the Linux dts. Note that we still need board_mmc_init() and board_mmc_getcd() for not DM SPL to support MMC. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: enable dm support for USBTim Harvey2021-04-083-36/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Enable dm support for USB (which also requires dm support for fixed regulators used for vbus enable) and remove usb iomux which is no longer needed. We can remove the handling of otgpwr_en gpio as this is defined in dt as usbotg vbus-supply but we need to keep the handling of USB_HUB_RST# for boards that have a USB HUB as that isn't defined in the dt's currently. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: add pinctrl and remove unneeded UART init and configTim Harvey2021-04-081-12/+0
| | | | | | | | | | | | | | | | | | | | | Once the IMX6 pinctrl driver is added UART is fully using driver mode so we no longer need to config and initialize it. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: convert U-Boot to OF_CONTROL using FIT imageTim Harvey2021-04-084-2/+117
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In preparation for dm conversion convert to OF_CONTROL by adding FIT image support and multi dtb. Add a board_fit_config_name_match to match the dtb based off of EEPROM model. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx: ventana: add Gateworks Ventana dtsTim Harvey2021-04-081-0/+48
| | | | | | | | | | | | | | | | | | | | | Add Gateworks Ventana dts/dtsi files from Linux 5.11 in preparation for conversion to driver-model. Signed-off-by: Tim Harvey <tharvey@gateworks.com>
| * | imx8mp-evk: switch to use binmanPeng Fan2021-04-081-0/+10
| | | | | | | | | | | | | | | | | | Use binman to pack images Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mn-ddr4-evk: switch to use binmanPeng Fan2021-04-081-0/+10
| | | | | | | | | | | | | | | | | | Use binman to pack images Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mm_evk: switch to use binman to pack imagesPeng Fan2021-04-081-0/+9
| | | | | | | | | | | | | | | | | | Use binman to pack images Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mn: evk: update MAINTAINERSPeng2021-04-081-1/+2
| | | | | | | | | | | | | | | | | | | | | Add imx8mn_evk_defconfig to be maintained Typo fix Signed-off-by: Peng <peng.fan@nxp.com>
| * | imx8mq_evk: Applying default LPDDR4 script for B2Ye Li2021-04-081-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | Both i.MX8MQ B1 and B2 should use default LPDDR4 script, while B0 has another dedicated script. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8m: ddr: Disable CA VREF Training for LPDDR4Ye Li2021-04-082-3/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Users reported LPDDR4 MR12 value is set to 0 during PHY training, not the value from FSP timing structure, which cause compliance test failed. The root cause is the CATrainOpt[0] is set to 1 in 2D FSP timing but not set in 1D. According to PHY training application node, to enable the feature both 1D and 2D need set this field to 1, otherwise the training result will be incorrect. The PHY training doc also recommends to set CATrainOpt[0] to 0 to use MR12 value from message block (FSP structure). So update the LPDDR4 scripts of all mscale to clear CATrainOpt[0]. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mn: Add low drive mode support for DDR4/LPDDR4 EVKYe Li2021-04-085-1/+2513
| | | | | | | | | | | | | | | | | | | | | | | | | | | Add dedicated defconfigs for iMX8MN low drive mode which set the VDD_SOC and VDD_DRAM to 0.8v, DDR at 1600MTS (800Mhz clock) and GPU at 200Mhz. Signed-off-by: Ye Li <ye.li@nxp.com> Acked-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mn: Add LPDDR4 EVK board supportPeng Fan2021-04-084-1/+1632
| | | | | | | | | | | | | | | | | | | | | | | | Add support for iMX8MN LPDDR4 EVK board which uses 2GB LPDDR4 and PCA9450B PMIC. Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mn_evk: drop duplicated codePeng Fan2021-04-081-2/+0
| | | | | | | | | | | | | | | | | | uart clk has been enabled, no need enable again. Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | power: pca9450: add a new parameter for power_pca9450_initPeng Fan2021-04-082-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Currently PCA9450 might have address 0x25 or 0x35, so let user choose the address. Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>
| * | imx8mn: Update the DDR4 timing script on imx8mn ddr4 evkJacky Bai2021-04-081-608/+449
| | | | | | | | | | | | | | | | | | | | | | | | | | | On i.MX8MN, we can only support DLL-ON mode only, so update the timing to support 2400mts & 1066mts setpoint. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp_evk: Increase VDD_ARM to 0.95v Overdrive voltagePeng Fan2021-04-081-0/+14
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | There is a frequency/timing limitation for SOC and ARM, if SOC is OD voltage/OD freq, then ARM can't run at ND voltage/1.2Ghz, it may have timing risk from SOC to ARM. Current VDD_SOC is set to 0.95v OD voltage in SPL, and kernel will increase bus clocks to OD frequency before it increases ARM voltage. So to conform to the limitation, we'd better increases VDD_ARM to OD voltage in SPL. Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp_evk: spl: clean up including headersPeng Fan2021-04-081-13/+4
| | | | | | | | | | | | | | | | | | Clean up the including headers Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp: refine power on imx8mp boardhaidong.zheng2021-04-082-0/+171
| | | | | | | | | | | | | | | | | | | | | | | | VDD SOC normal run changed to 0.85V LPDDR4 freq0 change from 4000MTS to 2400MTS Signed-off-by: haidong.zheng <haidong.zheng@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp_evk: Update LPDDR4 refresh timeYe Li2021-04-081-6/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | Use more safer refresh time value for 6GB LPDDR4 on this EVK board. Update the parameters for every frequency point. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp_evk: Update LPDDR4 timing for new FW 202006Ye Li2021-04-081-90/+99
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | After switching to new LPDDR4 firmware 202006 version, have to update the LPDDR4 timing accordingly from RPA tool. Signed-off-by: Ye Li <ye.li@nxp.com> Tested-by: Sherry Sun <sherry.sun@nxp.com> Tested-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
| * | imx8mp: ddr: Add inline ECC feature supportSherry Sun2021-04-081-0/+27
| | | | | | | | | | | | | | | | | | | | | | | | Add inline ECC support for lpddr4 on imx8mp-evk. And add a config which can enable/disable inline ECC feature for lpddr4 on imx8mp-evk board. Signed-off-by: Sherry Sun <sherry.sun@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
View Lorry Controller Status