summaryrefslogtreecommitdiff
path: root/arch/arm/dts/pcl063-common.dtsi
Commit message (Collapse)AuthorAgeFilesLines
* imx: sync with kernel device tree for Phycore SoMParthiban Nallathambi2020-01-071-197/+0
| | | | | | | | | | Sync the Linux Kernel 5.4-rc6 device tree for Phytec Phycore SoM and Segin board based on imx6UL and imx6ULL. Changes includes Phytec naming convention for the devicetree files. Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com> Acked-by: Peng Fan <peng.fan@nxp.com>
* ARM: dts: pcl063: add usdhc reset pin of eMMCParthiban Nallathambi2019-10-081-1/+2
| | | | | | | pcl063 phycore SoM with eMMC also got usdhc reset pin, add reset pin to pinmux. Signed-off-by: Parthiban Nallathambi <pn@denx.de>
* imx: Extend PCL063 support for phyCORE-i.MX6ULL SOMParthiban Nallathambi2019-06-111-0/+196
Extend PHYTEC phyBOARD-i.MX6UL for phyCORE-i.MX6UL SoM (PCL063) with eMMC on SoM. CPU: Freescale i.MX6ULL rev1.0 792 MHz (running at 396 MHz) CPU: Industrial temperature grade (-40C to 105C) at 38C Reset cause: POR Model: Phytec phyBOARD-i.MX6ULL-Segin SBC Board: PHYTEC phyCORE-i.MX6ULL DRAM: 256 MiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 In: serial@02020000 Out: serial@02020000 Err: serial@02020000 Net: FEC0 Working: - Eth0 - i2C - MMC/SD - eMMC - UART (1 & 5) - USB (host & otg) Signed-off-by: Parthiban Nallathambi <parthitce@gmail.com>