summaryrefslogtreecommitdiff
path: root/arch/arc/lib
Commit message (Expand)AuthorAgeFilesLines
* ARC: Remove unused DECLARE_GLOBAL_DATA_PTR from init_helpers.cEugeniy Paltsev2018-04-171-2/+0
* ARC: bootm: Refactor GO and PREP subcommands implementationEugeniy Paltsev2018-03-231-22/+29
* ARC: Cache: Refactor arc_ioc_setup()Eugeniy Paltsev2018-03-211-6/+6
* ARC: Cache: Add missing cache cleanup before cache disableEugeniy Paltsev2018-03-211-14/+39
* ARC: Cache: Add more HW configuration checksEugeniy Paltsev2018-03-211-0/+75
* ARC: Implement a function to sync and cleanup cachesEugeniy Paltsev2018-03-213-5/+28
* ARC: Cache: Fix SLC operations when SLC is bypassed for dataEugeniy Paltsev2018-03-211-11/+28
* ARC: Cache: Implement [i,d]cache_enabled() as separate functionsEugeniy Paltsev2018-03-211-17/+21
* ARC: Move IOC enabling to compile-time optionsEugeniy Paltsev2018-03-211-20/+29
* ARC: Cache: Move PAE exists check into slc_upper_region_init()Eugeniy Paltsev2018-03-211-6/+9
* ARC: Move cache global variables to arch_global_dataEugeniy Paltsev2018-03-211-10/+9
* ARC: Cache: Get rid of [slc,pae,icache,dcache]_exists global variablesEugeniy Paltsev2018-03-211-24/+43
* ARC: Cache: Move SLC status check into slc_entire_op() and slc_rgn_op()Eugeniy Paltsev2018-03-211-5/+11
* ARC: Cache: Use is_isa_arcv2() instead of CONFIG_ISA_ARCV2 ifdefEugeniy Paltsev2018-03-211-30/+29
* ARC: Cache: Allways check D$ status before entire/line opsEugeniy Paltsev2018-03-211-5/+6
* ARC: Move BCR encodings to separate header fileEugeniy Paltsev2018-03-211-59/+8
* ARC: Cache: Move IOC initialization to a separate functionEugeniy Paltsev2018-03-211-26/+30
* ARC: Flush & invalidate D$ with a single commandEugeniy Paltsev2018-03-211-5/+84
* ARC: Cache: Add support for FLUSH_N_INV D$ operationsEugeniy Paltsev2018-03-211-23/+19
* ARC: Cache: Remove per-line I$ operations as unusedEugeniy Paltsev2018-03-211-23/+7
* ARC: Cache: Move I$ entire operation to a separate functionEugeniy Paltsev2018-03-211-12/+19
* arc: Introduce a possibility to not relocate U-bootAlexey Brodkin2018-03-212-1/+13
* arc: Don't halt slavesAlexey Brodkin2018-03-211-20/+0
* arc: Get rid of handwritten string routinesAlexey Brodkin2018-03-218-640/+0
* fdt: Implement weak arch_fixup_fdt()Alexey Brodkin2018-02-181-5/+0
* ARC: Invalidate instruction and data caches early on bootEugeniy Paltsev2018-01-191-0/+12
* ARC: Cache: Fix style violations reported by checkpatchEugeniy Paltsev2018-01-191-10/+8
* ARC: Cache: Disable IOC by defaultEugeniy Paltsev2018-01-191-1/+4
* ARC: ARCv2: Cache: Fixed operation without IOCEugeniy Paltsev2018-01-191-69/+116
* ARC: cache: explicitly initialize "*_exists" variablesEugeniy Paltsev2017-12-111-8/+8
* arc: cache: Add required NOPs after invalidation of instruction cacheAlexey Brodkin2017-11-241-0/+7
* arc: bootm: Move slave cores kick-starting under !fakeAlexey Brodkin2017-11-241-4/+4
* env: Rename getenv/_f() to env_get()Simon Glass2017-08-161-1/+1
* arcv2: Set IOC aperture so it covers available DDRAlexey Brodkin2017-06-291-6/+23
* arc: arcv1: Disable master/slave checkAlexey Brodkin2017-06-291-0/+4
* board_f: Rename initdram() to dram_init()Simon Glass2017-04-131-0/+6
* ARCv2: SLC: Make sure busy bit is set properly on SLC flushingAlexey Brodkin2017-04-111-1/+7
* arcv2: Halt non-master coresAlexey Brodkin2017-03-311-0/+16
* arc: use timer driver for ARC boardsVlad Zakharov2017-03-242-25/+0
* libfdt: replace ARCH_FIXUP_FDT with ARCH_FIXUP_FDT_MEMORYMasahiro Yamada2016-12-021-0/+5
* arc: No need in sections defined in sources with newer toolsAlexey Brodkin2016-08-053-25/+4
* arc: Update exception & interrupt handling for ARCv2Alexey Brodkin2016-08-052-0/+54
* arc: Add debug messages during relocation fixupsAlexey Brodkin2016-08-051-0/+7
* arc/cache: Flush & invalidate all caches right before enabling IOCAlexey Brodkin2016-06-131-0/+3
* arc/cache: really do invalidate_dcache_all() even if IOC existsAlexey Brodkin2016-06-131-5/+2
* arc/cache: really do flush_dcache_all() even if IOC existsAlexey Brodkin2016-04-211-5/+2
* arc: get rid of running_on_hwAlexey Brodkin2016-04-111-6/+0
* arc: cache - utilize IO coherency (AKA IOC) engineAlexey Brodkin2016-02-201-8/+51
* arc: cache - accommodate different L1 cache line lengthsAlexey Brodkin2016-02-201-36/+82
* Fix board init code to respect the C runtime environmentAlbert ARIBAUD2016-01-131-5/+7
View Lorry Controller Status