summaryrefslogtreecommitdiff
path: root/cmd/ti
diff options
context:
space:
mode:
authorZong Li <zong.li@sifive.com>2021-09-01 15:01:40 +0800
committerLeo Yu-Chi Liang <ycliang@andestech.com>2021-09-07 10:34:29 +0800
commit4d4222d07432faffe3a0fe35c483e116a28eb217 (patch)
treed231a09a9223c329f6b3dde902a43695e2c96e26 /cmd/ti
parent43a21839285c1ba3b65534def898a2b5e2d46314 (diff)
downloadu-boot-4d4222d07432faffe3a0fe35c483e116a28eb217.tar.gz
common: board_r: support enable_caches for RISC-V
The enable_caches is a generic hook for architecture-implemented, we leverage this function to enable caches for RISC-V Signed-off-by: Zong Li <zong.li@sifive.com> Reviewed-by: Rick Chen <rick@andestech.com>
Diffstat (limited to 'cmd/ti')
0 files changed, 0 insertions, 0 deletions