diff options
author | Xiaowei Bao <xiaowei.bao@nxp.com> | 2020-06-04 23:16:38 +0800 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2020-09-24 08:27:44 -0400 |
commit | 76b6db69df523d96ba0d348b132e69b706287fa5 (patch) | |
tree | bc5a43132eea015ce6f2218eebb5c91531c13e50 /arch/powerpc/dts | |
parent | c730329147143887e7db15c327619d8dd32a68a5 (diff) | |
download | u-boot-76b6db69df523d96ba0d348b132e69b706287fa5.tar.gz |
dts: P2020RDB: Add ESPI slave device node
Add ESPI slave node for P2020RDB.
Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
Diffstat (limited to 'arch/powerpc/dts')
-rw-r--r-- | arch/powerpc/dts/p2020rdb-pc.dts | 15 | ||||
-rw-r--r-- | arch/powerpc/dts/p2020rdb-pc_36b.dts | 15 |
2 files changed, 30 insertions, 0 deletions
diff --git a/arch/powerpc/dts/p2020rdb-pc.dts b/arch/powerpc/dts/p2020rdb-pc.dts index 08befd4c59..5ae278cbfc 100644 --- a/arch/powerpc/dts/p2020rdb-pc.dts +++ b/arch/powerpc/dts/p2020rdb-pc.dts @@ -35,6 +35,21 @@ ranges = <0x01000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x00010000 /* downstream I/O */ 0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000>; /* non-prefetchable memory */ }; + + aliases { + spi0 = &espi0; + }; }; /include/ "p2020-post.dtsi" + +&espi0 { + status = "okay"; + flash@0 { + compatible = "jedec,spi-nor"; + #address-cells = <1>; + #size-cells = <1>; + reg = <0>; + spi-max-frequency = <10000000>; /* input clock */ + }; +}; diff --git a/arch/powerpc/dts/p2020rdb-pc_36b.dts b/arch/powerpc/dts/p2020rdb-pc_36b.dts index 04b2519e1a..542fffc33e 100644 --- a/arch/powerpc/dts/p2020rdb-pc_36b.dts +++ b/arch/powerpc/dts/p2020rdb-pc_36b.dts @@ -35,6 +35,21 @@ ranges = <0x01000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x00010000 /* downstream I/O */ 0x02000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000>; /* non-prefetchable memory */ }; + + aliases { + spi0 = &espi0; + }; }; /include/ "p2020-post.dtsi" + +&espi0 { + status = "okay"; + flash@0 { + compatible = "jedec,spi-nor"; + #address-cells = <1>; + #size-cells = <1>; + reg = <0>; + spi-max-frequency = <10000000>; /* input clock */ + }; +}; |