diff options
author | Tom Rini <trini@konsulko.com> | 2019-07-21 15:40:21 -0400 |
---|---|---|
committer | Tom Rini <trini@konsulko.com> | 2019-07-21 15:40:21 -0400 |
commit | 79ea03b38a8e9a4488473b5ee57f3fab8d360f17 (patch) | |
tree | d9dd81471cdc0b36b3e1b8596b9e7bd333a56843 /arch/arm/dts/rk3288-firefly.dtsi | |
parent | a7e617af88d8eafde2ad2ead610ffe6d68322711 (diff) | |
parent | 8b1ceb0ac1aa1746c6751d698ce7a012a236fa65 (diff) | |
download | u-boot-79ea03b38a8e9a4488473b5ee57f3fab8d360f17.tar.gz |
Merge tag 'rockchip-for-v2019.07' of https://gitlab.denx.de/u-boot/custodians/u-boot-rockchipWIP/21Jul2019
- rk3399 lpddr4 support
- rk3399-rock960 board support improvement
- Eliminate pyelftools dependency by make_fit_atf.py
- clean up rockchip dts to use -u-boot.dtsi
- use ARM arch/generic timer instead of rk_timer
- clean up Kconfig options for board support
Diffstat (limited to 'arch/arm/dts/rk3288-firefly.dtsi')
-rw-r--r-- | arch/arm/dts/rk3288-firefly.dtsi | 26 |
1 files changed, 25 insertions, 1 deletions
diff --git a/arch/arm/dts/rk3288-firefly.dtsi b/arch/arm/dts/rk3288-firefly.dtsi index 2239ab9f59..b7f279f706 100644 --- a/arch/arm/dts/rk3288-firefly.dtsi +++ b/arch/arm/dts/rk3288-firefly.dtsi @@ -320,6 +320,11 @@ output-low; }; + pcfg_pull_up_drv_12ma: pcfg-pull-up-drv-12ma { + bias-pull-up; + drive-strength = <12>; + }; + act8846 { pwr_hold: pwr-hold { rockchip,pins = <0 1 RK_FUNC_GPIO &pcfg_output_high>; @@ -363,8 +368,27 @@ }; sdmmc { + /* + * Default drive strength isn't enough to achieve even + * high-speed mode on firefly board so bump up to 12ma. + */ + sdmmc_bus4: sdmmc-bus4 { + rockchip,pins = <6 RK_PC0 1 &pcfg_pull_up_drv_12ma>, + <6 RK_PC1 1 &pcfg_pull_up_drv_12ma>, + <6 RK_PC2 1 &pcfg_pull_up_drv_12ma>, + <6 RK_PC3 1 &pcfg_pull_up_drv_12ma>; + }; + + sdmmc_clk: sdmmc-clk { + rockchip,pins = <6 RK_PC4 1 &pcfg_pull_none_12ma>; + }; + + sdmmc_cmd: sdmmc-cmd { + rockchip,pins = <6 RK_PC5 1 &pcfg_pull_up_drv_12ma>; + }; + sdmmc_pwr: sdmmc-pwr { - rockchip,pins = <7 11 RK_FUNC_GPIO &pcfg_pull_none>; + rockchip,pins = <7 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; }; }; |