diff options
author | Rasmus Villemoes <rasmus.villemoes@prevas.dk> | 2019-09-12 09:17:10 +0000 |
---|---|---|
committer | Stefano Babic <sbabic@denx.de> | 2020-01-07 10:26:57 +0100 |
commit | fb9462522991a50b95ea00fdbc495634bb6a7cca (patch) | |
tree | c5fdb2991164037408f2dcbef8f0fda57d77dfd6 | |
parent | bb09bd5f6913c69a94a89cbc6e6576b5fb3a4c11 (diff) | |
download | u-boot-fb9462522991a50b95ea00fdbc495634bb6a7cca.tar.gz |
arm: mxs: fix comments in arch_cpu_init to match the code
The comment says to clear the bypass bit, but in fact it sets it, thus
selecting ref_xtal. And the next line of code does not set the divider
to 12, but to (the reset value of) 1.
Signed-off-by: Rasmus Villemoes <rasmus.villemoes@prevas.dk>
-rw-r--r-- | arch/arm/cpu/arm926ejs/mxs/mxs.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/cpu/arm926ejs/mxs/mxs.c b/arch/arm/cpu/arm926ejs/mxs/mxs.c index 85c65dcb44..585c53baf6 100644 --- a/arch/arm/cpu/arm926ejs/mxs/mxs.c +++ b/arch/arm/cpu/arm926ejs/mxs/mxs.c @@ -98,11 +98,11 @@ int arch_cpu_init(void) /* * Enable NAND clock */ - /* Clear bypass bit */ + /* Set bypass bit */ writel(CLKCTRL_CLKSEQ_BYPASS_GPMI, &clkctrl_regs->hw_clkctrl_clkseq_set); - /* Set GPMI clock to ref_gpmi / 12 */ + /* Set GPMI clock to ref_xtal / 1 */ clrsetbits_le32(&clkctrl_regs->hw_clkctrl_gpmi, CLKCTRL_GPMI_CLKGATE | CLKCTRL_GPMI_DIV_MASK, 1); |